Mock Version: 5.9
Mock Version: 5.9
Mock Version: 5.9
ENTER ['do_with_status'](['bash', '--login', '-c', '/usr/bin/rpmbuild -bs --noclean --target ppc64le --nodeps /builddir/build/SPECS/yosys.spec'], chrootPath='/var/lib/mock/f42-build-55216683-6533602/root'env={'TERM': 'vt100', 'SHELL': '/bin/bash', 'HOME': '/builddir', 'HOSTNAME': 'mock', 'PATH': '/usr/bin:/bin:/usr/sbin:/sbin', 'PROMPT_COMMAND': 'printf "\\033]0;<mock-chroot>\\007"', 'PS1': '<mock-chroot> \\s-\\v\\$ ', 'LANG': 'C.UTF-8'}shell=Falselogger=<mockbuild.trace_decorator.getLog object at 0x7fffaaded590>timeout=201600uid=1000gid=425user='mockbuild'unshare_net=TrueprintOutput=Falsenspawn_args=['--capability=cap_ipc_lock', '--bind=/tmp/mock-resolv.e2zyyo58:/etc/resolv.conf', '--bind=/dev/btrfs-control', '--bind=/dev/mapper/control', '--bind=/dev/fuse', '--bind=/dev/loop-control', '--bind=/dev/loop0', '--bind=/dev/loop1', '--bind=/dev/loop2', '--bind=/dev/loop3', '--bind=/dev/loop4', '--bind=/dev/loop5', '--bind=/dev/loop6', '--bind=/dev/loop7', '--bind=/dev/loop8', '--bind=/dev/loop9', '--bind=/dev/loop10', '--bind=/dev/loop11'])
Using nspawn with args ['--capability=cap_ipc_lock', '--bind=/tmp/mock-resolv.e2zyyo58:/etc/resolv.conf', '--bind=/dev/btrfs-control', '--bind=/dev/mapper/control', '--bind=/dev/fuse', '--bind=/dev/loop-control', '--bind=/dev/loop0', '--bind=/dev/loop1', '--bind=/dev/loop2', '--bind=/dev/loop3', '--bind=/dev/loop4', '--bind=/dev/loop5', '--bind=/dev/loop6', '--bind=/dev/loop7', '--bind=/dev/loop8', '--bind=/dev/loop9', '--bind=/dev/loop10', '--bind=/dev/loop11']
Executing command: ['/usr/bin/systemd-nspawn', '-q', '-M', '03408d2818eb41b99010a954627ba8e4', '-D', '/var/lib/mock/f42-build-55216683-6533602/root', '-a', '-u', 'mockbuild', '--capability=cap_ipc_lock', '--bind=/tmp/mock-resolv.e2zyyo58:/etc/resolv.conf', '--bind=/dev/btrfs-control', '--bind=/dev/mapper/control', '--bind=/dev/fuse', '--bind=/dev/loop-control', '--bind=/dev/loop0', '--bind=/dev/loop1', '--bind=/dev/loop2', '--bind=/dev/loop3', '--bind=/dev/loop4', '--bind=/dev/loop5', '--bind=/dev/loop6', '--bind=/dev/loop7', '--bind=/dev/loop8', '--bind=/dev/loop9', '--bind=/dev/loop10', '--bind=/dev/loop11', '--console=pipe', '--setenv=TERM=vt100', '--setenv=SHELL=/bin/bash', '--setenv=HOME=/builddir', '--setenv=HOSTNAME=mock', '--setenv=PATH=/usr/bin:/bin:/usr/sbin:/sbin', '--setenv=PROMPT_COMMAND=printf "\\033]0;<mock-chroot>\\007"', '--setenv=PS1=<mock-chroot> \\s-\\v\\$ ', '--setenv=LANG=C.UTF-8', '--resolv-conf=off', 'bash', '--login', '-c', '/usr/bin/rpmbuild -bs --noclean --target ppc64le --nodeps /builddir/build/SPECS/yosys.spec'] with env {'TERM': 'vt100', 'SHELL': '/bin/bash', 'HOME': '/builddir', 'HOSTNAME': 'mock', 'PATH': '/usr/bin:/bin:/usr/sbin:/sbin', 'PROMPT_COMMAND': 'printf "\\033]0;<mock-chroot>\\007"', 'PS1': '<mock-chroot> \\s-\\v\\$ ', 'LANG': 'C.UTF-8', 'SYSTEMD_NSPAWN_TMPFS_TMP': '0', 'SYSTEMD_SECCOMP': '0'} and shell False
Building target platforms: ppc64le
Building for target ppc64le
setting SOURCE_DATE_EPOCH=1731196800
Wrote: /builddir/build/SRPMS/yosys-0.47-1.20241110gitf20f913.fc42.src.rpm
Child return code was: 0
ENTER ['do_with_status'](['bash', '--login', '-c', '/usr/bin/rpmbuild -bb --noclean --target ppc64le --nodeps /builddir/build/SPECS/yosys.spec'], chrootPath='/var/lib/mock/f42-build-55216683-6533602/root'env={'TERM': 'vt100', 'SHELL': '/bin/bash', 'HOME': '/builddir', 'HOSTNAME': 'mock', 'PATH': '/usr/bin:/bin:/usr/sbin:/sbin', 'PROMPT_COMMAND': 'printf "\\033]0;<mock-chroot>\\007"', 'PS1': '<mock-chroot> \\s-\\v\\$ ', 'LANG': 'C.UTF-8'}shell=Falselogger=<mockbuild.trace_decorator.getLog object at 0x7fffaaded590>timeout=201600uid=1000gid=425user='mockbuild'unshare_net=TrueprintOutput=Falsenspawn_args=['--capability=cap_ipc_lock', '--bind=/tmp/mock-resolv.e2zyyo58:/etc/resolv.conf', '--bind=/dev/btrfs-control', '--bind=/dev/mapper/control', '--bind=/dev/fuse', '--bind=/dev/loop-control', '--bind=/dev/loop0', '--bind=/dev/loop1', '--bind=/dev/loop2', '--bind=/dev/loop3', '--bind=/dev/loop4', '--bind=/dev/loop5', '--bind=/dev/loop6', '--bind=/dev/loop7', '--bind=/dev/loop8', '--bind=/dev/loop9', '--bind=/dev/loop10', '--bind=/dev/loop11'])
Using nspawn with args ['--capability=cap_ipc_lock', '--bind=/tmp/mock-resolv.e2zyyo58:/etc/resolv.conf', '--bind=/dev/btrfs-control', '--bind=/dev/mapper/control', '--bind=/dev/fuse', '--bind=/dev/loop-control', '--bind=/dev/loop0', '--bind=/dev/loop1', '--bind=/dev/loop2', '--bind=/dev/loop3', '--bind=/dev/loop4', '--bind=/dev/loop5', '--bind=/dev/loop6', '--bind=/dev/loop7', '--bind=/dev/loop8', '--bind=/dev/loop9', '--bind=/dev/loop10', '--bind=/dev/loop11']
Executing command: ['/usr/bin/systemd-nspawn', '-q', '-M', 'cd25d367633e4e529e52987dbd44eee2', '-D', '/var/lib/mock/f42-build-55216683-6533602/root', '-a', '-u', 'mockbuild', '--capability=cap_ipc_lock', '--bind=/tmp/mock-resolv.e2zyyo58:/etc/resolv.conf', '--bind=/dev/btrfs-control', '--bind=/dev/mapper/control', '--bind=/dev/fuse', '--bind=/dev/loop-control', '--bind=/dev/loop0', '--bind=/dev/loop1', '--bind=/dev/loop2', '--bind=/dev/loop3', '--bind=/dev/loop4', '--bind=/dev/loop5', '--bind=/dev/loop6', '--bind=/dev/loop7', '--bind=/dev/loop8', '--bind=/dev/loop9', '--bind=/dev/loop10', '--bind=/dev/loop11', '--console=pipe', '--setenv=TERM=vt100', '--setenv=SHELL=/bin/bash', '--setenv=HOME=/builddir', '--setenv=HOSTNAME=mock', '--setenv=PATH=/usr/bin:/bin:/usr/sbin:/sbin', '--setenv=PROMPT_COMMAND=printf "\\033]0;<mock-chroot>\\007"', '--setenv=PS1=<mock-chroot> \\s-\\v\\$ ', '--setenv=LANG=C.UTF-8', '--resolv-conf=off', 'bash', '--login', '-c', '/usr/bin/rpmbuild -bb --noclean --target ppc64le --nodeps /builddir/build/SPECS/yosys.spec'] with env {'TERM': 'vt100', 'SHELL': '/bin/bash', 'HOME': '/builddir', 'HOSTNAME': 'mock', 'PATH': '/usr/bin:/bin:/usr/sbin:/sbin', 'PROMPT_COMMAND': 'printf "\\033]0;<mock-chroot>\\007"', 'PS1': '<mock-chroot> \\s-\\v\\$ ', 'LANG': 'C.UTF-8', 'SYSTEMD_NSPAWN_TMPFS_TMP': '0', 'SYSTEMD_SECCOMP': '0'} and shell False
Building target platforms: ppc64le
Building for target ppc64le
setting SOURCE_DATE_EPOCH=1731196800
Executing(%mkbuilddir): /bin/sh -e /var/tmp/rpm-tmp.6ZzvTf
+ umask 022
+ cd /builddir/build/BUILD/yosys-0.47-build
+ test -d /builddir/build/BUILD/yosys-0.47-build
+ /usr/bin/chmod -Rf a+rX,u+w,g-w,o-w /builddir/build/BUILD/yosys-0.47-build
+ /usr/bin/rm -rf /builddir/build/BUILD/yosys-0.47-build
+ /usr/bin/mkdir -p /builddir/build/BUILD/yosys-0.47-build
+ /usr/bin/mkdir -p /builddir/build/BUILD/yosys-0.47-build/SPECPARTS
+ RPM_EC=0
++ jobs -p
+ exit 0
Executing(%prep): /bin/sh -e /var/tmp/rpm-tmp.ytmQeN
+ umask 022
+ cd /builddir/build/BUILD/yosys-0.47-build
+ cd /builddir/build/BUILD/yosys-0.47-build
+ rm -rf yosys-f20f913223c42fce6ecc4382b281cf67952e0a72
+ /usr/lib/rpm/rpmuncompress -x /builddir/build/SOURCES/yosys-f20f913.tar.gz
+ STATUS=0
+ '[' 0 -ne 0 ']'
+ cd yosys-f20f913223c42fce6ecc4382b281cf67952e0a72
+ /usr/bin/chmod -Rf a+rX,u+w,g-w,o-w .
+ /usr/lib/rpm/rpmuncompress /builddir/build/SOURCES/0001-fedora-yosys-cfginc-patch.patch
+ /usr/bin/patch -p1 -s --fuzz=0 --no-backup-if-mismatch -f
+ /usr/lib/rpm/rpmuncompress /builddir/build/SOURCES/0002-fedora-yosys-mancfginc-patch.patch
+ /usr/bin/patch -p1 -s --fuzz=0 --no-backup-if-mismatch -f
+ /usr/lib/rpm/rpmuncompress /builddir/build/SOURCES/0003-fedora-yosys-doc-offline-patch.patch
+ /usr/bin/patch -p1 -s --fuzz=0 --no-backup-if-mismatch -f
+ /usr/lib/rpm/rpmuncompress /builddir/build/SOURCES/0004-fedora-yosys-cxxopts-patch.patch
+ /usr/bin/patch -p1 -s --fuzz=0 --no-backup-if-mismatch -f
+ /usr/lib/rpm/rpmuncompress /builddir/build/SOURCES/0005-Respect-SOURCE_DATE_EPOCH-in-generate_bram_types_sim.patch
+ /usr/bin/patch -p1 -s --fuzz=0 --no-backup-if-mismatch -f
+ /usr/lib/rpm/rpmuncompress /builddir/build/SOURCES/0006-fedora-yosys-furo-patch.patch
+ /usr/bin/patch -p1 -s --fuzz=0 --no-backup-if-mismatch -f
+ cp /builddir/build/SOURCES/viz.js .
+ cd /builddir/build/BUILD/yosys-0.47-build
+ cd yosys-f20f913223c42fce6ecc4382b281cf67952e0a72
+ /usr/lib/rpm/rpmuncompress -x /builddir/build/SOURCES/yosys_0.33-5.debian.tar.xz
+ STATUS=0
+ '[' 0 -ne 0 ']'
+ /usr/bin/chmod -Rf a+rX,u+w,g-w,o-w .
++ find . -name '*.py'
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./.github/workflows/wheels/_run_cibw_linux.py
+ touch -r ./.github/workflows/wheels/_run_cibw_linux.py ./.github/workflows/wheels/_run_cibw_linux.py.new
+ mv ./.github/workflows/wheels/_run_cibw_linux.py.new ./.github/workflows/wheels/_run_cibw_linux.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./backends/edif/runtest.py
+ touch -r ./backends/edif/runtest.py ./backends/edif/runtest.py.new
+ mv ./backends/edif/runtest.py.new ./backends/edif/runtest.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./backends/smt2/smtbmc.py
+ touch -r ./backends/smt2/smtbmc.py ./backends/smt2/smtbmc.py.new
+ mv ./backends/smt2/smtbmc.py.new ./backends/smt2/smtbmc.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./backends/smt2/smtbmc_incremental.py
+ touch -r ./backends/smt2/smtbmc_incremental.py ./backends/smt2/smtbmc_incremental.py.new
+ mv ./backends/smt2/smtbmc_incremental.py.new ./backends/smt2/smtbmc_incremental.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./backends/smt2/smtio.py
+ touch -r ./backends/smt2/smtio.py ./backends/smt2/smtio.py.new
+ mv ./backends/smt2/smtio.py.new ./backends/smt2/smtio.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./backends/smt2/witness.py
+ touch -r ./backends/smt2/witness.py ./backends/smt2/witness.py.new
+ mv ./backends/smt2/witness.py.new ./backends/smt2/witness.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./backends/smt2/ywio.py
+ touch -r ./backends/smt2/ywio.py ./backends/smt2/ywio.py.new
+ mv ./backends/smt2/ywio.py.new ./backends/smt2/ywio.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./docs/source/conf.py
+ touch -r ./docs/source/conf.py ./docs/source/conf.py.new
+ mv ./docs/source/conf.py.new ./docs/source/conf.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./docs/tests/macro_commands.py
+ touch -r ./docs/tests/macro_commands.py ./docs/tests/macro_commands.py.new
+ mv ./docs/tests/macro_commands.py.new ./docs/tests/macro_commands.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./docs/util/RtlilLexer.py
+ touch -r ./docs/util/RtlilLexer.py ./docs/util/RtlilLexer.py.new
+ mv ./docs/util/RtlilLexer.py.new ./docs/util/RtlilLexer.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./docs/util/__init__.py
+ touch -r ./docs/util/__init__.py ./docs/util/__init__.py.new
+ mv ./docs/util/__init__.py.new ./docs/util/__init__.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./docs/util/cellref.py
+ touch -r ./docs/util/cellref.py ./docs/util/cellref.py.new
+ mv ./docs/util/cellref.py.new ./docs/util/cellref.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./docs/util/cmdref.py
+ touch -r ./docs/util/cmdref.py ./docs/util/cmdref.py.new
+ mv ./docs/util/cmdref.py.new ./docs/util/cmdref.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./examples/python-api/pass.py
+ touch -r ./examples/python-api/pass.py ./examples/python-api/pass.py.new
+ mv ./examples/python-api/pass.py.new ./examples/python-api/pass.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./examples/python-api/script.py
+ touch -r ./examples/python-api/script.py ./examples/python-api/script.py.new
+ mv ./examples/python-api/script.py.new ./examples/python-api/script.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./misc/__init__.py
+ touch -r ./misc/__init__.py ./misc/__init__.py.new
+ mv ./misc/__init__.py.new ./misc/__init__.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./misc/py_wrap_generator.py
+ touch -r ./misc/py_wrap_generator.py ./misc/py_wrap_generator.py.new
+ mv ./misc/py_wrap_generator.py.new ./misc/py_wrap_generator.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./passes/pmgen/pmgen.py
+ touch -r ./passes/pmgen/pmgen.py ./passes/pmgen/pmgen.py.new
+ mv ./passes/pmgen/pmgen.py.new ./passes/pmgen/pmgen.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./setup.py
+ touch -r ./setup.py ./setup.py.new
+ mv ./setup.py.new ./setup.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./techlibs/common/cellhelp.py
+ touch -r ./techlibs/common/cellhelp.py ./techlibs/common/cellhelp.py.new
+ mv ./techlibs/common/cellhelp.py.new ./techlibs/common/cellhelp.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./techlibs/common/gen_fine_ffs.py
+ touch -r ./techlibs/common/gen_fine_ffs.py ./techlibs/common/gen_fine_ffs.py.new
+ mv ./techlibs/common/gen_fine_ffs.py.new ./techlibs/common/gen_fine_ffs.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./techlibs/ecp5/tests/test_diamond_ffs.py
+ touch -r ./techlibs/ecp5/tests/test_diamond_ffs.py ./techlibs/ecp5/tests/test_diamond_ffs.py.new
+ mv ./techlibs/ecp5/tests/test_diamond_ffs.py.new ./techlibs/ecp5/tests/test_diamond_ffs.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./techlibs/gatemate/make_lut_tree_lib.py
+ touch -r ./techlibs/gatemate/make_lut_tree_lib.py ./techlibs/gatemate/make_lut_tree_lib.py.new
+ mv ./techlibs/gatemate/make_lut_tree_lib.py.new ./techlibs/gatemate/make_lut_tree_lib.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./techlibs/gowin/cells_xtra.py
+ touch -r ./techlibs/gowin/cells_xtra.py ./techlibs/gowin/cells_xtra.py.new
+ mv ./techlibs/gowin/cells_xtra.py.new ./techlibs/gowin/cells_xtra.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./techlibs/lattice/cells_xtra.py
+ touch -r ./techlibs/lattice/cells_xtra.py ./techlibs/lattice/cells_xtra.py.new
+ mv ./techlibs/lattice/cells_xtra.py.new ./techlibs/lattice/cells_xtra.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./techlibs/nexus/cells_xtra.py
+ touch -r ./techlibs/nexus/cells_xtra.py ./techlibs/nexus/cells_xtra.py.new
+ mv ./techlibs/nexus/cells_xtra.py.new ./techlibs/nexus/cells_xtra.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./techlibs/quicklogic/qlf_k6n10f/generate_bram_types_sim.py
+ touch -r ./techlibs/quicklogic/qlf_k6n10f/generate_bram_types_sim.py ./techlibs/quicklogic/qlf_k6n10f/generate_bram_types_sim.py.new
+ mv ./techlibs/quicklogic/qlf_k6n10f/generate_bram_types_sim.py.new ./techlibs/quicklogic/qlf_k6n10f/generate_bram_types_sim.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./techlibs/xilinx/cells_xtra.py
+ touch -r ./techlibs/xilinx/cells_xtra.py ./techlibs/xilinx/cells_xtra.py.new
+ mv ./techlibs/xilinx/cells_xtra.py.new ./techlibs/xilinx/cells_xtra.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/arch/ecp5/add_sub.py
+ touch -r ./tests/arch/ecp5/add_sub.py ./tests/arch/ecp5/add_sub.py.new
+ mv ./tests/arch/ecp5/add_sub.py.new ./tests/arch/ecp5/add_sub.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/arch/gatemate/gen_luttrees.py
+ touch -r ./tests/arch/gatemate/gen_luttrees.py ./tests/arch/gatemate/gen_luttrees.py.new
+ mv ./tests/arch/gatemate/gen_luttrees.py.new ./tests/arch/gatemate/gen_luttrees.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/arch/quicklogic/qlf_k6n10f/mem_gen.py
+ touch -r ./tests/arch/quicklogic/qlf_k6n10f/mem_gen.py ./tests/arch/quicklogic/qlf_k6n10f/mem_gen.py.new
+ mv ./tests/arch/quicklogic/qlf_k6n10f/mem_gen.py.new ./tests/arch/quicklogic/qlf_k6n10f/mem_gen.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/bram/generate.py
+ touch -r ./tests/bram/generate.py ./tests/bram/generate.py.new
+ mv ./tests/bram/generate.py.new ./tests/bram/generate.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/fsm/generate.py
+ touch -r ./tests/fsm/generate.py ./tests/fsm/generate.py.new
+ mv ./tests/fsm/generate.py.new ./tests/fsm/generate.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/functional/conftest.py
+ touch -r ./tests/functional/conftest.py ./tests/functional/conftest.py.new
+ mv ./tests/functional/conftest.py.new ./tests/functional/conftest.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/functional/rkt_vcd.py
+ touch -r ./tests/functional/rkt_vcd.py ./tests/functional/rkt_vcd.py.new
+ mv ./tests/functional/rkt_vcd.py.new ./tests/functional/rkt_vcd.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/functional/rtlil_cells.py
+ touch -r ./tests/functional/rtlil_cells.py ./tests/functional/rtlil_cells.py.new
+ mv ./tests/functional/rtlil_cells.py.new ./tests/functional/rtlil_cells.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/functional/smt_vcd.py
+ touch -r ./tests/functional/smt_vcd.py ./tests/functional/smt_vcd.py.new
+ mv ./tests/functional/smt_vcd.py.new ./tests/functional/smt_vcd.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/functional/smtio.py
+ touch -r ./tests/functional/smtio.py ./tests/functional/smtio.py.new
+ mv ./tests/functional/smtio.py.new ./tests/functional/smtio.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/functional/test_functional.py
+ touch -r ./tests/functional/test_functional.py ./tests/functional/test_functional.py.new
+ mv ./tests/functional/test_functional.py.new ./tests/functional/test_functional.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/memlib/generate.py
+ touch -r ./tests/memlib/generate.py ./tests/memlib/generate.py.new
+ mv ./tests/memlib/generate.py.new ./tests/memlib/generate.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/opt_share/generate.py
+ touch -r ./tests/opt_share/generate.py ./tests/opt_share/generate.py.new
+ mv ./tests/opt_share/generate.py.new ./tests/opt_share/generate.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/realmath/generate.py
+ touch -r ./tests/realmath/generate.py ./tests/realmath/generate.py.new
+ mv ./tests/realmath/generate.py.new ./tests/realmath/generate.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/rpc/frontend.py
+ touch -r ./tests/rpc/frontend.py ./tests/rpc/frontend.py.new
+ mv ./tests/rpc/frontend.py.new ./tests/rpc/frontend.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/share/generate.py
+ touch -r ./tests/share/generate.py ./tests/share/generate.py.new
+ mv ./tests/share/generate.py.new ./tests/share/generate.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/tools/txt2tikztiming.py
+ touch -r ./tests/tools/txt2tikztiming.py ./tests/tools/txt2tikztiming.py.new
+ mv ./tests/tools/txt2tikztiming.py.new ./tests/tools/txt2tikztiming.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/xprop/generate.py
+ touch -r ./tests/xprop/generate.py ./tests/xprop/generate.py.new
+ mv ./tests/xprop/generate.py.new ./tests/xprop/generate.py
+ for f in `find . -name \*.py`
+ sed 's|/usr/bin/env python3|/usr/bin/python3|' ./tests/xprop/test.py
+ touch -r ./tests/xprop/test.py ./tests/xprop/test.py.new
+ mv ./tests/xprop/test.py.new ./tests/xprop/test.py
+ RPM_EC=0
++ jobs -p
+ exit 0
Executing(%build): /bin/sh -e /var/tmp/rpm-tmp.KdJyRs
+ umask 022
+ cd /builddir/build/BUILD/yosys-0.47-build
+ CFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection '
+ export CFLAGS
+ CXXFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection '
+ export CXXFLAGS
+ FFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -I/usr/lib64/gfortran/modules '
+ export FFLAGS
+ FCFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -I/usr/lib64/gfortran/modules '
+ export FCFLAGS
+ VALAFLAGS=-g
+ export VALAFLAGS
+ RUSTFLAGS='-Copt-level=3 -Cdebuginfo=2 -Ccodegen-units=1 -Cstrip=none -Clink-arg=-specs=/usr/lib/rpm/redhat/redhat-package-notes --cap-lints=warn'
+ export RUSTFLAGS
+ LDFLAGS='-Wl,-z,relro -Wl,--as-needed  -Wl,-z,pack-relative-relocs -Wl,-z,now -specs=/usr/lib/rpm/redhat/redhat-hardened-ld -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -Wl,--build-id=sha1 -specs=/usr/lib/rpm/redhat/redhat-package-notes '
+ export LDFLAGS
+ LT_SYS_LIBRARY_PATH=/usr/lib64:
+ export LT_SYS_LIBRARY_PATH
+ CC=gcc
+ export CC
+ CXX=g++
+ export CXX
+ cd yosys-f20f913223c42fce6ecc4382b281cf67952e0a72
+ make config-gcc
rm -rf share
rm -rf kernel/*.pyh
rm -f kernel/version_f20f913223c42fce6ecc4382b281cf67952e0a72.o kernel/driver.o kernel/register.o kernel/rtlil.o kernel/log.o kernel/calc.o kernel/yosys.o kernel/binding.o kernel/cellaigs.o kernel/celledges.o kernel/cost.o kernel/satgen.o kernel/scopeinfo.o kernel/qcsat.o kernel/mem.o kernel/ffmerge.o kernel/ff.o kernel/yw.o kernel/json.o kernel/fmt.o kernel/sexpr.o kernel/drivertools.o kernel/functional.o kernel/fstdata.o libs/bigint/BigIntegerAlgorithms.o libs/bigint/BigInteger.o libs/bigint/BigIntegerUtils.o libs/bigint/BigUnsigned.o libs/bigint/BigUnsignedInABase.o libs/sha1/sha1.o libs/json11/json11.o libs/ezsat/ezsat.o libs/ezsat/ezminisat.o libs/minisat/Options.o libs/minisat/SimpSolver.o libs/minisat/Solver.o libs/minisat/System.o libs/fst/fstapi.o libs/fst/fastlz.o libs/fst/lz4.o libs/subcircuit/subcircuit.o frontends/aiger/aigerparse.o frontends/aiger2/xaiger.o frontends/ast/ast.o frontends/ast/simplify.o frontends/ast/genrtlil.o frontends/ast/dpicall.o frontends/ast/ast_binding.o frontends/blif/blifparse.o frontends/json/jsonparse.o frontends/liberty/liberty.o frontends/rpc/rpc_frontend.o frontends/rtlil/rtlil_parser.tab.o frontends/rtlil/rtlil_lexer.o frontends/rtlil/rtlil_frontend.o frontends/verific/verific.o frontends/verilog/verilog_parser.tab.o frontends/verilog/verilog_lexer.o frontends/verilog/preproc.o frontends/verilog/verilog_frontend.o frontends/verilog/const2ast.o passes/cmds/exec.o passes/cmds/add.o passes/cmds/delete.o passes/cmds/design.o passes/cmds/select.o passes/cmds/show.o passes/cmds/viz.o passes/cmds/rename.o passes/cmds/autoname.o passes/cmds/connect.o passes/cmds/scatter.o passes/cmds/setundef.o passes/cmds/splitnets.o passes/cmds/splitcells.o passes/cmds/stat.o passes/cmds/internal_stats.o passes/cmds/setattr.o passes/cmds/copy.o passes/cmds/splice.o passes/cmds/scc.o passes/cmds/glift.o passes/cmds/torder.o passes/cmds/logcmd.o passes/cmds/tee.o passes/cmds/write_file.o passes/cmds/connwrappers.o passes/cmds/cover.o passes/cmds/trace.o passes/cmds/plugin.o passes/cmds/check.o passes/cmds/edgetypes.o passes/cmds/portlist.o passes/cmds/chformal.o passes/cmds/chtype.o passes/cmds/blackbox.o passes/cmds/ltp.o passes/cmds/bugpoint.o passes/cmds/scratchpad.o passes/cmds/logger.o passes/cmds/printattrs.o passes/cmds/sta.o passes/cmds/clean_zerowidth.o passes/cmds/xprop.o passes/cmds/dft_tag.o passes/cmds/future.o passes/cmds/box_derive.o passes/cmds/example_dt.o passes/equiv/equiv_make.o passes/equiv/equiv_miter.o passes/equiv/equiv_simple.o passes/equiv/equiv_status.o passes/equiv/equiv_add.o passes/equiv/equiv_remove.o passes/equiv/equiv_induct.o passes/equiv/equiv_struct.o passes/equiv/equiv_purge.o passes/equiv/equiv_mark.o passes/equiv/equiv_opt.o passes/fsm/fsm.o passes/fsm/fsm_detect.o passes/fsm/fsm_extract.o passes/fsm/fsm_opt.o passes/fsm/fsm_expand.o passes/fsm/fsm_recode.o passes/fsm/fsm_info.o passes/fsm/fsm_export.o passes/fsm/fsm_map.o passes/hierarchy/hierarchy.o passes/hierarchy/uniquify.o passes/hierarchy/submod.o passes/hierarchy/keep_hierarchy.o passes/memory/memory.o passes/memory/memory_dff.o passes/memory/memory_share.o passes/memory/memory_collect.o passes/memory/memory_unpack.o passes/memory/memory_bram.o passes/memory/memory_map.o passes/memory/memory_memx.o passes/memory/memory_nordff.o passes/memory/memory_narrow.o passes/memory/memory_libmap.o passes/memory/memory_bmux2rom.o passes/memory/memlib.o passes/opt/opt.o passes/opt/opt_merge.o passes/opt/opt_mem.o passes/opt/opt_mem_feedback.o passes/opt/opt_mem_priority.o passes/opt/opt_mem_widen.o passes/opt/opt_muxtree.o passes/opt/opt_reduce.o passes/opt/opt_dff.o passes/opt/opt_share.o passes/opt/opt_clean.o passes/opt/opt_expr.o passes/opt/share.o passes/opt/wreduce.o passes/opt/opt_demorgan.o passes/opt/rmports.o passes/opt/opt_lut.o passes/opt/opt_lut_ins.o passes/opt/opt_ffinv.o passes/opt/pmux2shiftx.o passes/opt/muxpack.o passes/pmgen/test_pmgen.o passes/pmgen/ice40_dsp.o passes/pmgen/ice40_wrapcarry.o passes/pmgen/xilinx_dsp.o passes/pmgen/microchip_dsp.o passes/pmgen/peepopt.o passes/pmgen/xilinx_srl.o passes/proc/proc.o passes/proc/proc_prune.o passes/proc/proc_clean.o passes/proc/proc_rmdead.o passes/proc/proc_init.o passes/proc/proc_arst.o passes/proc/proc_rom.o passes/proc/proc_mux.o passes/proc/proc_dlatch.o passes/proc/proc_dff.o passes/proc/proc_memwr.o passes/sat/sat.o passes/sat/freduce.o passes/sat/eval.o passes/sat/sim.o passes/sat/miter.o passes/sat/expose.o passes/sat/assertpmux.o passes/sat/clk2fflogic.o passes/sat/async2sync.o passes/sat/formalff.o passes/sat/supercover.o passes/sat/fmcombine.o passes/sat/mutate.o passes/sat/cutpoint.o passes/sat/fminit.o passes/sat/recover_names.o passes/sat/qbfsat.o passes/sat/synthprop.o passes/techmap/flatten.o passes/techmap/techmap.o passes/techmap/simplemap.o passes/techmap/dfflibmap.o passes/techmap/maccmap.o passes/techmap/booth.o passes/techmap/libparse.o passes/techmap/abc.o passes/techmap/abc9.o passes/techmap/abc9_exe.o passes/techmap/abc9_ops.o passes/techmap/abc_new.o passes/techmap/iopadmap.o passes/techmap/clkbufmap.o passes/techmap/hilomap.o passes/techmap/extract.o passes/techmap/extract_fa.o passes/techmap/extract_counter.o passes/techmap/extract_reduce.o passes/techmap/alumacc.o passes/techmap/dffinit.o passes/techmap/pmuxtree.o passes/techmap/bmuxmap.o passes/techmap/demuxmap.o passes/techmap/bwmuxmap.o passes/techmap/muxcover.o passes/techmap/aigmap.o passes/techmap/tribuf.o passes/techmap/lut2mux.o passes/techmap/nlutmap.o passes/techmap/shregmap.o passes/techmap/deminout.o passes/techmap/insbuf.o passes/techmap/bufnorm.o passes/techmap/attrmvcp.o passes/techmap/attrmap.o passes/techmap/zinit.o passes/techmap/dfflegalize.o passes/techmap/dffunmap.o passes/techmap/flowmap.o passes/techmap/extractinv.o passes/techmap/cellmatch.o passes/techmap/clockgate.o passes/tests/test_autotb.o passes/tests/test_cell.o passes/tests/test_abcloop.o backends/aiger/aiger.o backends/aiger/xaiger.o backends/aiger2/aiger.o backends/blif/blif.o backends/btor/btor.o backends/cxxrtl/cxxrtl_backend.o backends/edif/edif.o backends/firrtl/firrtl.o backends/functional/cxx.o backends/functional/smtlib.o backends/functional/smtlib_rosette.o backends/functional/test_generic.o backends/intersynth/intersynth.o backends/jny/jny.o backends/json/json.o backends/rtlil/rtlil_backend.o backends/simplec/simplec.o backends/smt2/smt2.o backends/smv/smv.o backends/spice/spice.o backends/table/table.o backends/verilog/verilog_backend.o techlibs/achronix/synth_achronix.o techlibs/anlogic/synth_anlogic.o techlibs/anlogic/anlogic_eqn.o techlibs/anlogic/anlogic_fixcarry.o techlibs/common/synth.o techlibs/common/prep.o techlibs/coolrunner2/synth_coolrunner2.o techlibs/coolrunner2/coolrunner2_sop.o techlibs/coolrunner2/coolrunner2_fixup.o techlibs/easic/synth_easic.o techlibs/ecp5/synth_ecp5.o techlibs/efinix/synth_efinix.o techlibs/efinix/efinix_fixcarry.o techlibs/fabulous/synth_fabulous.o techlibs/gatemate/synth_gatemate.o techlibs/gatemate/gatemate_foldinv.o techlibs/gowin/synth_gowin.o techlibs/greenpak4/synth_greenpak4.o techlibs/greenpak4/greenpak4_dffinv.o techlibs/ice40/synth_ice40.o techlibs/ice40/ice40_braminit.o techlibs/ice40/ice40_opt.o techlibs/intel/synth_intel.o techlibs/intel_alm/synth_intel_alm.o techlibs/lattice/synth_lattice.o techlibs/lattice/lattice_gsr.o techlibs/microchip/synth_microchip.o techlibs/microchip/microchip_dffopt.o techlibs/nanoxplore/synth_nanoxplore.o techlibs/nanoxplore/nx_carry.o techlibs/nexus/synth_nexus.o techlibs/quicklogic/synth_quicklogic.o techlibs/quicklogic/ql_bram_merge.o techlibs/quicklogic/ql_bram_types.o techlibs/quicklogic/ql_dsp_simd.o techlibs/quicklogic/ql_dsp_io_regs.o techlibs/quicklogic/ql_dsp_macc.o techlibs/sf2/synth_sf2.o techlibs/xilinx/synth_xilinx.o techlibs/xilinx/xilinx_dffopt.o frontends/rtlil/rtlil_parser.tab.cc frontends/rtlil/rtlil_parser.tab.hh frontends/rtlil/rtlil_parser.output frontends/rtlil/rtlil_lexer.cc frontends/verilog/verilog_parser.tab.cc frontends/verilog/verilog_parser.tab.hh frontends/verilog/verilog_parser.output frontends/verilog/verilog_lexer.cc passes/pmgen/test_pmgen_pm.h passes/pmgen/ice40_dsp_pm.h passes/pmgen/ice40_wrapcarry_pm.h passes/pmgen/xilinx_dsp_pm.h passes/pmgen/xilinx_dsp48a_pm.h passes/pmgen/xilinx_dsp_CREG_pm.h passes/pmgen/xilinx_dsp_cascade_pm.h passes/pmgen/microchip_dsp_pm.h passes/pmgen/microchip_dsp_CREG_pm.h passes/pmgen/microchip_dsp_cascade_pm.h passes/pmgen/peepopt_pm.h passes/pmgen/xilinx_srl_pm.h techlibs/common/simlib_help.inc techlibs/common/simcells_help.inc techlibs/quicklogic/ql_dsp_macc_pm.h techlibs/quicklogic/qlf_k6n10f/bram_types_sim.v yosys-abc yosys yosys-config yosys-filterlib yosys-smtbmc yosys-witness share/include/kernel/binding.h share/include/kernel/bitpattern.h share/include/kernel/cellaigs.h share/include/kernel/celledges.h share/include/kernel/celltypes.h share/include/kernel/consteval.h share/include/kernel/constids.inc share/include/kernel/cost.h share/include/kernel/drivertools.h share/include/kernel/ff.h share/include/kernel/ffinit.h share/include/kernel/ffmerge.h share/include/kernel/fmt.h share/include/kernel/fstdata.h share/include/kernel/hashlib.h share/include/kernel/json.h share/include/kernel/log.h share/include/kernel/macc.h share/include/kernel/modtools.h share/include/kernel/mem.h share/include/kernel/qcsat.h share/include/kernel/register.h share/include/kernel/rtlil.h share/include/kernel/satgen.h share/include/kernel/scopeinfo.h share/include/kernel/sexpr.h share/include/kernel/sigtools.h share/include/kernel/timinginfo.h share/include/kernel/utils.h share/include/kernel/yosys.h share/include/kernel/yosys_common.h share/include/kernel/yw.h share/include/libs/ezsat/ezsat.h share/include/libs/ezsat/ezminisat.h share/include/libs/fst/fstapi.h share/include/libs/sha1/sha1.h share/include/libs/json11/json11.hpp share/include/passes/fsm/fsmdata.h share/include/frontends/ast/ast.h share/include/frontends/ast/ast_binding.h share/include/frontends/blif/blifparse.h share/include/backends/rtlil/rtlil_backend.h share/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl.h share/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl_vcd.h share/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl_time.h share/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl_replay.h share/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi.cc share/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi.h share/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi_vcd.cc share/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi_vcd.h share/python3/smtio.py share/python3/ywio.py share/achronix/speedster22i/cells_sim.v share/achronix/speedster22i/cells_map.v share/anlogic/cells_map.v share/anlogic/arith_map.v share/anlogic/cells_sim.v share/anlogic/eagle_bb.v share/anlogic/lutrams.txt share/anlogic/lutrams_map.v share/anlogic/brams.txt share/anlogic/brams_map.v share/simlib.v share/simcells.v share/techmap.v share/smtmap.v share/pmux2mux.v share/adff2dff.v share/dff2ff.v share/gate2lut.v share/cmp2lut.v share/cells.lib share/mul2dsp.v share/abc9_model.v share/abc9_map.v share/abc9_unmap.v share/cmp2lcu.v share/cmp2softlogic.v share/choices/kogge-stone.v share/coolrunner2/cells_latch.v share/coolrunner2/cells_sim.v share/coolrunner2/cells_counter_map.v share/coolrunner2/tff_extract.v share/coolrunner2/xc2_dff.lib share/ecp5/cells_ff.vh share/ecp5/cells_io.vh share/ecp5/cells_map.v share/ecp5/cells_sim.v share/ecp5/cells_bb.v share/ecp5/lutrams_map.v share/ecp5/lutrams.txt share/ecp5/brams_map.v share/ecp5/brams.txt share/ecp5/arith_map.v share/ecp5/latches_map.v share/ecp5/dsp_map.v share/efinix/cells_map.v share/efinix/arith_map.v share/efinix/cells_sim.v share/efinix/brams_map.v share/efinix/gbuf_map.v share/efinix/brams.txt share/fabulous/cells_map.v share/fabulous/prims.v share/fabulous/latches_map.v share/fabulous/ff_map.v share/fabulous/ram_regfile.txt share/fabulous/regfile_map.v share/fabulous/io_map.v share/fabulous/arith_map.v share/gatemate/reg_map.v share/gatemate/mux_map.v share/gatemate/lut_map.v share/gatemate/mul_map.v share/gatemate/arith_map.v share/gatemate/cells_sim.v share/gatemate/cells_bb.v share/gatemate/brams_map.v share/gatemate/brams.txt share/gatemate/brams_init_20.vh share/gatemate/brams_init_40.vh share/gatemate/inv_map.v share/gatemate/lut_tree_cells.genlib share/gatemate/lut_tree_map.v share/gowin/cells_map.v share/gowin/cells_sim.v share/gowin/cells_xtra.v share/gowin/arith_map.v share/gowin/brams_map.v share/gowin/brams.txt share/gowin/lutrams_map.v share/gowin/lutrams.txt share/greenpak4/cells_blackbox.v share/greenpak4/cells_latch.v share/greenpak4/cells_map.v share/greenpak4/cells_sim.v share/greenpak4/cells_sim_ams.v share/greenpak4/cells_sim_digital.v share/greenpak4/cells_sim_wip.v share/greenpak4/gp_dff.lib share/ice40/arith_map.v share/ice40/cells_map.v share/ice40/ff_map.v share/ice40/cells_sim.v share/ice40/latches_map.v share/ice40/brams.txt share/ice40/brams_map.v share/ice40/spram.txt share/ice40/spram_map.v share/ice40/dsp_map.v share/ice40/abc9_model.v share/intel/common/m9k_bb.v share/intel/common/altpll_bb.v share/intel/common/brams_m9k.txt share/intel/common/brams_map_m9k.v share/intel/common/ff_map.v share/intel/max10/cells_sim.v share/intel/cyclone10lp/cells_sim.v share/intel/cycloneiv/cells_sim.v share/intel/cycloneive/cells_sim.v share/intel/max10/cells_map.v share/intel/cyclone10lp/cells_map.v share/intel/cycloneiv/cells_map.v share/intel/cycloneive/cells_map.v share/intel_alm/common/abc9_map.v share/intel_alm/common/abc9_unmap.v share/intel_alm/common/abc9_model.v share/intel_alm/common/alm_map.v share/intel_alm/common/alm_sim.v share/intel_alm/common/arith_alm_map.v share/intel_alm/common/dff_map.v share/intel_alm/common/dff_sim.v share/intel_alm/common/dsp_sim.v share/intel_alm/common/dsp_map.v share/intel_alm/common/mem_sim.v share/intel_alm/common/misc_sim.v share/intel_alm/cyclonev/cells_sim.v share/intel_alm/common/bram_m10k.txt share/intel_alm/common/bram_m10k_map.v share/intel_alm/common/lutram_mlab.txt share/intel_alm/common/megafunction_bb.v share/lattice/cells_ff.vh share/lattice/cells_io.vh share/lattice/cells_map.v share/lattice/common_sim.vh share/lattice/ccu2d_sim.vh share/lattice/ccu2c_sim.vh share/lattice/cells_sim_ecp5.v share/lattice/cells_sim_xo2.v share/lattice/cells_sim_xo3.v share/lattice/cells_sim_xo3d.v share/lattice/cells_bb_ecp5.v share/lattice/cells_bb_xo2.v share/lattice/cells_bb_xo3.v share/lattice/cells_bb_xo3d.v share/lattice/lutrams_map.v share/lattice/lutrams.txt share/lattice/brams_map_16kd.v share/lattice/brams_16kd.txt share/lattice/brams_map_8kc.v share/lattice/brams_8kc.txt share/lattice/arith_map_ccu2c.v share/lattice/arith_map_ccu2d.v share/lattice/latches_map.v share/lattice/dsp_map_18x18.v share/microchip/arith_map.v share/microchip/cells_map.v share/microchip/cells_sim.v share/microchip/polarfire_dsp_map.v share/microchip/brams_defs.vh share/microchip/LSRAM_map.v share/microchip/LSRAM.txt share/microchip/uSRAM_map.v share/microchip/uSRAM.txt share/nanoxplore/arith_map.v share/nanoxplore/brams_init.vh share/nanoxplore/brams_map.v share/nanoxplore/brams.txt share/nanoxplore/cells_bb.v share/nanoxplore/cells_bb_l.v share/nanoxplore/cells_bb_m.v share/nanoxplore/cells_bb_u.v share/nanoxplore/cells_map.v share/nanoxplore/cells_sim.v share/nanoxplore/cells_sim_l.v share/nanoxplore/cells_sim_m.v share/nanoxplore/cells_sim_u.v share/nanoxplore/cells_wrap.v share/nanoxplore/cells_wrap_l.v share/nanoxplore/cells_wrap_m.v share/nanoxplore/cells_wrap_u.v share/nanoxplore/io_map.v share/nanoxplore/latches_map.v share/nanoxplore/rf_init.vh share/nanoxplore/rf_rams_l.txt share/nanoxplore/rf_rams_m.txt share/nanoxplore/rf_rams_u.txt share/nanoxplore/rf_rams_map_l.v share/nanoxplore/rf_rams_map_m.v share/nanoxplore/rf_rams_map_u.v share/nexus/cells_map.v share/nexus/cells_sim.v share/nexus/parse_init.vh share/nexus/cells_xtra.v share/nexus/lutrams_map.v share/nexus/lutrams.txt share/nexus/brams_map.v share/nexus/brams.txt share/nexus/lrams_map.v share/nexus/lrams.txt share/nexus/arith_map.v share/nexus/latches_map.v share/nexus/dsp_map.v share/quicklogic/common/cells_sim.v share/quicklogic/pp3/ffs_map.v share/quicklogic/pp3/lut_map.v share/quicklogic/pp3/latches_map.v share/quicklogic/pp3/cells_map.v share/quicklogic/pp3/cells_sim.v share/quicklogic/pp3/abc9_model.v share/quicklogic/pp3/abc9_map.v share/quicklogic/pp3/abc9_unmap.v share/quicklogic/qlf_k6n10f/arith_map.v share/quicklogic/qlf_k6n10f/libmap_brams.txt share/quicklogic/qlf_k6n10f/libmap_brams_map.v share/quicklogic/qlf_k6n10f/brams_map.v share/quicklogic/qlf_k6n10f/brams_sim.v share/quicklogic/qlf_k6n10f/bram_types_sim.v share/quicklogic/qlf_k6n10f/cells_sim.v share/quicklogic/qlf_k6n10f/ffs_map.v share/quicklogic/qlf_k6n10f/dsp_sim.v share/quicklogic/qlf_k6n10f/dsp_map.v share/quicklogic/qlf_k6n10f/dsp_final_map.v share/quicklogic/qlf_k6n10f/TDP18K_FIFO.v share/quicklogic/qlf_k6n10f/ufifo_ctl.v share/quicklogic/qlf_k6n10f/sram1024x18_mem.v share/sf2/arith_map.v share/sf2/cells_map.v share/sf2/cells_sim.v share/xilinx/cells_map.v share/xilinx/cells_sim.v share/xilinx/cells_xtra.v share/xilinx/lutrams_xcv.txt share/xilinx/lutrams_xcv_map.v share/xilinx/lutrams_xc5v.txt share/xilinx/lutrams_xcu.txt share/xilinx/lutrams_xc5v_map.v share/xilinx/brams_xcv.txt share/xilinx/brams_xcv_map.v share/xilinx/brams_defs.vh share/xilinx/brams_xc2v.txt share/xilinx/brams_xc2v_map.v share/xilinx/brams_xc3sda.txt share/xilinx/brams_xc3sda_map.v share/xilinx/brams_xc4v.txt share/xilinx/brams_xc4v_map.v share/xilinx/brams_xc5v_map.v share/xilinx/brams_xc6v_map.v share/xilinx/brams_xcu_map.v share/xilinx/urams.txt share/xilinx/urams_map.v share/xilinx/arith_map.v share/xilinx/ff_map.v share/xilinx/lut_map.v share/xilinx/mux_map.v share/xilinx/xc3s_mult_map.v share/xilinx/xc3sda_dsp_map.v share/xilinx/xc6s_dsp_map.v share/xilinx/xc4v_dsp_map.v share/xilinx/xc5v_dsp_map.v share/xilinx/xc7_dsp_map.v share/xilinx/xcu_dsp_map.v share/xilinx/abc9_model.v passes/pmgen/test_pmgen_pm.h passes/pmgen/ice40_dsp_pm.h passes/pmgen/ice40_wrapcarry_pm.h passes/pmgen/xilinx_dsp_pm.h passes/pmgen/xilinx_dsp48a_pm.h passes/pmgen/xilinx_dsp_CREG_pm.h passes/pmgen/xilinx_dsp_cascade_pm.h passes/pmgen/microchip_dsp_pm.h passes/pmgen/microchip_dsp_CREG_pm.h passes/pmgen/microchip_dsp_cascade_pm.h passes/pmgen/peepopt_pm.h passes/pmgen/xilinx_srl_pm.h passes/techmap/filterlib.o techlibs/gatemate/lut_tree_lib.mk techlibs/quicklogic/ql_dsp_macc_pm.h  .cc
rm -f kernel/version_*.o kernel/version_*.cc
rm -f libs/*/*.d frontends/*/*.d passes/*/*.d backends/*/*.d kernel/*.d techlibs/*/*.d
rm -rf tests/asicworld/*.out tests/asicworld/*.log
rm -rf tests/hana/*.out tests/hana/*.log
rm -rf tests/simple/*.out tests/simple/*.log
rm -rf tests/memories/*.out tests/memories/*.log tests/memories/*.dmp
rm -rf tests/sat/*.log tests/techmap/*.log tests/various/*.log
rm -rf tests/bram/temp tests/fsm/temp tests/realmath/temp tests/share/temp tests/smv/temp tests/various/temp
rm -rf vloghtb/Makefile vloghtb/refdat vloghtb/rtl vloghtb/scripts vloghtb/spec vloghtb/check_yosys vloghtb/vloghammer_tb.tar.bz2 vloghtb/temp vloghtb/log_test_*
rm -f tests/svinterfaces/*.log_stdout tests/svinterfaces/*.log_stderr tests/svinterfaces/dut_result.txt tests/svinterfaces/reference_result.txt tests/svinterfaces/a.out tests/svinterfaces/*_syn.v tests/svinterfaces/*.diff
rm -f  tests/tools/cmp_tbdata
make -C docs clean
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
make -C source/code_examples/extensions clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/extensions'
rm -f *.d *.so *.dot
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/extensions'
make -C source/code_examples/fifo clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/fifo'
rm -f *.dot
rm -f fifo.out fifo.stat
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/fifo'
make -C source/code_examples/intro clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/intro'
rm -f *.dot
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/intro'
make -C source/code_examples/macc clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/macc'
rm -f *.dot
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/macc'
make -C source/code_examples/opt clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/opt'
rm -f *.dot
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/opt'
make -C source/code_examples/scrambler clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/scrambler'
rm -f *.dot
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/scrambler'
make -C source/code_examples/selections clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/selections'
rm -rf *.dot
rm -f sumprod.out
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/selections'
make -C source/code_examples/show clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/show'
rm -rf *.dot
rm -f example.out
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/show'
make -C source/code_examples/stubnets clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/stubnets'
rm -f test1.log test2.log test3.log
rm -f stubnets.so stubnets.d
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/stubnets'
make -C source/code_examples/synth_flow clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/synth_flow'
rm -f *.dot
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/synth_flow'
make -C source/code_examples/techmap clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/techmap'
rm -f *.dot
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/techmap'
rm -rf build/*
rm -rf source/cmd util/__pycache__
rm -rf source/generated
make -C source/_images clean
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/_images'
rm -f  **/*.log **/*.aux
rm -rf code_examples
rm -f **/*.pdf **/*.svg
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/_images'
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
rm -rf docs/source/cmd docs/util/__pycache__
echo 'CONFIG := gcc' > Makefile.conf
+ /usr/bin/make -O -j8 V=1 VERBOSE=1 PREFIX=/usr ABCEXTERNAL=/usr/bin/abc PRETTY=0 all
[Makefile.conf] CONFIG := gcc
rm -f kernel/version_*.o kernel/version_*.d kernel/version_*.cc
mkdir -p kernel && echo "namespace Yosys { extern const char *yosys_version_str; const char *yosys_version_str=\"Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)\"; }" > kernel/version_f20f913223c42fce6ecc4382b281cf67952e0a72.cc
mkdir -p techlibs/common
python3 techlibs/common/cellhelp.py techlibs/common/simcells.v > techlibs/common/simcells_help.inc.new
mv techlibs/common/simcells_help.inc.new techlibs/common/simcells_help.inc
mkdir -p techlibs/common
python3 techlibs/common/cellhelp.py techlibs/common/simlib.v > techlibs/common/simlib_help.inc.new
mv techlibs/common/simlib_help.inc.new techlibs/common/simlib_help.inc
mkdir -p kernel/
g++ -o kernel/binding.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/binding.cc
mkdir -p kernel/
g++ -o kernel/calc.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/calc.cc
kernel/calc.cc: In function ‘Yosys::RTLIL::Const Yosys::RTLIL::const_not(const Const&, const Const&, bool, bool, int)’:
kernel/calc.cc:142:23: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  142 |                 if (i >= arg1_ext.size())
      |                     ~~^~~~~~~~~~~~~~~~~~
kernel/calc.cc: In function ‘Yosys::RTLIL::Const Yosys::logic_wrapper(RTLIL::State (*)(RTLIL::State, RTLIL::State), RTLIL::Const, RTLIL::Const, bool, bool, int)’:
kernel/calc.cc:164:36: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  164 |                 RTLIL::State a = i < arg1.size() ? arg1.bits()[i] : RTLIL::State::S0;
      |                                  ~~^~~~~~~~~~~~~
kernel/calc.cc:165:36: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  165 |                 RTLIL::State b = i < arg2.size() ? arg2.bits()[i] : RTLIL::State::S0;
      |                                  ~~^~~~~~~~~~~~~
kernel/calc.cc: In function ‘Yosys::RTLIL::Const Yosys::logic_reduce_wrapper(RTLIL::State, RTLIL::State (*)(RTLIL::State, RTLIL::State), const RTLIL::Const&, int)’:
kernel/calc.cc:196:30: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  196 |         for (size_t i = 0; i < arg1.size(); i++)
      |                            ~~^~~~~~~~~~~~~
kernel/calc.cc: In function ‘Yosys::RTLIL::Const Yosys::RTLIL::const_eq(const Const&, const Const&, bool, bool, int)’:
kernel/calc.cc:377:30: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  377 |         for (size_t i = 0; i < arg1_ext.size(); i++) {
      |                            ~~^~~~~~~~~~~~~~~~~
kernel/calc.cc: In function ‘Yosys::RTLIL::Const Yosys::RTLIL::const_eqx(const Const&, const Const&, bool, bool, int)’:
kernel/calc.cc:410:30: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  410 |         for (size_t i = 0; i < arg1_ext.size(); i++) {
      |                            ~~^~~~~~~~~~~~~~~~~
mkdir -p kernel/
g++ -o kernel/celledges.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/celledges.cc
mkdir -p kernel/
g++ -o kernel/cost.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/cost.cc
mkdir -p kernel/
g++ -o kernel/log.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER -DYOSYS_SRC='"./"' kernel/log.cc
mkdir -p kernel/
g++ -o kernel/cellaigs.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/cellaigs.cc
mkdir -p kernel/
g++ -o kernel/scopeinfo.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/scopeinfo.cc
mkdir -p kernel/
g++ -o kernel/qcsat.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/qcsat.cc
mkdir -p kernel/
g++ -o kernel/yosys.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER -DYOSYS_DATDIR='"/usr/share/yosys"' -DYOSYS_PROGRAM_PREFIX='""' -DABCEXTERNAL='"/usr/bin/abc"' kernel/yosys.cc
mkdir -p kernel/
g++ -o kernel/ffmerge.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/ffmerge.cc
mkdir -p kernel/
g++ -o kernel/json.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/json.cc
mkdir -p kernel/
g++ -o kernel/yw.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/yw.cc
mkdir -p kernel/
g++ -o kernel/sexpr.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/sexpr.cc
mkdir -p kernel/
g++ -o kernel/driver.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/driver.cc
mkdir -p kernel/
g++ -o kernel/ff.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/ff.cc
mkdir -p libs/bigint/
g++ -o libs/bigint/BigIntegerAlgorithms.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/bigint/BigIntegerAlgorithms.cc
mkdir -p libs/bigint/
g++ -o libs/bigint/BigInteger.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/bigint/BigInteger.cc
mkdir -p libs/bigint/
g++ -o libs/bigint/BigIntegerUtils.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/bigint/BigIntegerUtils.cc
mkdir -p libs/bigint/
g++ -o libs/bigint/BigUnsigned.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/bigint/BigUnsigned.cc
mkdir -p kernel/
g++ -o kernel/fmt.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/fmt.cc
mkdir -p libs/bigint/
g++ -o libs/bigint/BigUnsignedInABase.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/bigint/BigUnsignedInABase.cc
mkdir -p libs/sha1/
g++ -o libs/sha1/sha1.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/sha1/sha1.cpp
mkdir -p kernel/
g++ -o kernel/mem.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/mem.cc
mkdir -p kernel/
g++ -o kernel/fstdata.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/fstdata.cc
mkdir -p libs/minisat/
g++ -o libs/minisat/Options.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/minisat/Options.cc
mkdir -p libs/ezsat/
g++ -o libs/ezsat/ezminisat.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/ezsat/ezminisat.cc
mkdir -p kernel/
g++ -o kernel/drivertools.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/drivertools.cc
In file included from ./kernel/yosys_common.h:163,
                 from ./kernel/rtlil.h:23,
                 from ./kernel/drivertools.h:25,
                 from kernel/drivertools.cc:20:
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:389:16:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveBit::hash() const’:
./kernel/drivertools.h:367:30: note: ‘inner’ was declared here
  367 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveChunk::hash() const’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
mkdir -p libs/minisat/
g++ -o libs/minisat/System.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/minisat/System.cc
mkdir -p libs/json11/
g++ -o libs/json11/json11.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/json11/json11.cpp
mkdir -p libs/minisat/
g++ -o libs/minisat/SimpSolver.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/minisat/SimpSolver.cc
mkdir -p libs/fst/
g++ -o libs/fst/fastlz.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/fst/fastlz.cc
mkdir -p libs/minisat/
g++ -o libs/minisat/Solver.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/minisat/Solver.cc
mkdir -p libs/ezsat/
g++ -o libs/ezsat/ezsat.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/ezsat/ezsat.cc
mkdir -p libs/fst/
g++ -o libs/fst/fstapi.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/fst/fstapi.cc
In function ‘fstWritex(fstReaderContext*, void*, unsigned int)’,
    inlined from ‘fstReaderIterBlocks2’ at libs/fst/fstapi.cc:5812:66:
libs/fst/fstapi.cc:3473:26: warning: ‘write’ reading between 65536 and 4294967295 bytes from a region of size 16 [-Wstringop-overread]
 3473 |                 if (write(xc->writex_fd, s, len)) { };
      |                     ~~~~~^~~~~~~~~~~~~~~~~~~~~~~
libs/fst/fstapi.cc: In function ‘fstReaderIterBlocks2’:
libs/fst/fstapi.cc:5807:62: note: source object ‘vcd_id’ of size 16
 5807 |                                                         char vcd_id[16];
      |                                                              ^~~~~~
In file included from /usr/include/zconf.h:164,
                 from /usr/include/zlib.h:41,
                 from libs/fst/fstapi.h:41,
                 from libs/fst/fstapi.cc:46:
/usr/include/unistd.h:378:16: note: in a call to function ‘write’ declared with attribute ‘access (read_only, 2, 3)’
  378 | extern ssize_t write (int __fd, const void *__buf, size_t __n) __wur
      |                ^~~~~
In function ‘fstWritex(fstReaderContext*, void*, unsigned int)’,
    inlined from ‘fstReaderIterBlocks2’ at libs/fst/fstapi.cc:6073:66:
libs/fst/fstapi.cc:3473:26: warning: ‘write’ reading between 65536 and 4294967295 bytes from a region of size 32 [-Wstringop-overread]
 3473 |                 if (write(xc->writex_fd, s, len)) { };
      |                     ~~~~~^~~~~~~~~~~~~~~~~~~~~~~
libs/fst/fstapi.cc: In function ‘fstReaderIterBlocks2’:
libs/fst/fstapi.cc:6054:62: note: source object ‘wx_buf’ of size 32
 6054 |                                                         char wx_buf[32];
      |                                                              ^~~~~~
/usr/include/unistd.h:378:16: note: in a call to function ‘write’ declared with attribute ‘access (read_only, 2, 3)’
  378 | extern ssize_t write (int __fd, const void *__buf, size_t __n) __wur
      |                ^~~~~
In function ‘fstWritex(fstReaderContext*, void*, unsigned int)’,
    inlined from ‘fstReaderIterBlocks2’ at libs/fst/fstapi.cc:6084:50:
libs/fst/fstapi.cc:3473:26: warning: ‘write’ reading between 65536 and 4294967295 bytes from a region of size 16 [-Wstringop-overread]
 3473 |                 if (write(xc->writex_fd, s, len)) { };
      |                     ~~~~~^~~~~~~~~~~~~~~~~~~~~~~
libs/fst/fstapi.cc: In function ‘fstReaderIterBlocks2’:
libs/fst/fstapi.cc:6080:46: note: source object ‘vcd_id’ of size 16
 6080 |                                         char vcd_id[16];
      |                                              ^~~~~~
/usr/include/unistd.h:378:16: note: in a call to function ‘write’ declared with attribute ‘access (read_only, 2, 3)’
  378 | extern ssize_t write (int __fd, const void *__buf, size_t __n) __wur
      |                ^~~~~
mkdir -p libs/fst/
g++ -o libs/fst/lz4.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/fst/lz4.cc
mkdir -p frontends/aiger2/
g++ -o frontends/aiger2/xaiger.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/aiger2/xaiger.cc
frontends/aiger2/xaiger.cc: In member function ‘void {anonymous}::Xaiger2Frontend::read_sc_mapping(std::istream*&, std::string, std::vector<std::__cxx11::basic_string<char> >, Yosys::RTLIL::Design*)’:
frontends/aiger2/xaiger.cc:201:50: warning: variable ‘box_inputs’ set but not used [-Wunused-but-set-variable]
  201 |                                         uint32_t box_inputs, box_outputs, box_id, box_seq;
      |                                                  ^~~~~~~~~~
frontends/aiger2/xaiger.cc:201:75: warning: variable ‘box_id’ set but not used [-Wunused-but-set-variable]
  201 |                                         uint32_t box_inputs, box_outputs, box_id, box_seq;
      |                                                                           ^~~~~~
frontends/aiger2/xaiger.cc:340:62: warning: variable ‘box_outputs’ set but not used [-Wunused-but-set-variable]
  340 |                                         uint32_t box_inputs, box_outputs, box_id, box_seq;
      |                                                              ^~~~~~~~~~~
frontends/aiger2/xaiger.cc:340:75: warning: variable ‘box_id’ set but not used [-Wunused-but-set-variable]
  340 |                                         uint32_t box_inputs, box_outputs, box_id, box_seq;
      |                                                                           ^~~~~~
mkdir -p frontends/aiger/
g++ -o frontends/aiger/aigerparse.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/aiger/aigerparse.cc
mkdir -p frontends/ast/
g++ -o frontends/ast/dpicall.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/ast/dpicall.cc
mkdir -p frontends/ast/
g++ -o frontends/ast/ast.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/ast/ast.cc
frontends/ast/ast.cc: In member function ‘double Yosys::AST::AstNode::asReal(bool)’:
frontends/ast/ast.cc:1032:38: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
 1032 |                 for (size_t i = 0; i < val.size(); i++)
      |                                    ~~^~~~~~~~~~~~
mkdir -p frontends/ast/
g++ -o frontends/ast/ast_binding.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/ast/ast_binding.cc
mkdir -p libs/subcircuit/
g++ -o libs/subcircuit/subcircuit.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER libs/subcircuit/subcircuit.cc
mkdir -p kernel/
g++ -o kernel/rtlil.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/rtlil.cc
kernel/rtlil.cc: In member function ‘size_t Yosys::RTLIL::Const::get_min_size(bool) const’:
kernel/rtlil.cc:400:30: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  400 |         if (is_signed && idx < size()) {
      |                          ~~~~^~~~~~~~
mkdir -p frontends/blif/
g++ -o frontends/blif/blifparse.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/blif/blifparse.cc
mkdir -p frontends/json/
g++ -o frontends/json/jsonparse.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/json/jsonparse.cc
mkdir -p frontends/rtlil/
flex -o frontends/rtlil/rtlil_lexer.cc frontends/rtlil/rtlil_lexer.l
mkdir -p frontends/rtlil/
bison -o frontends/rtlil/rtlil_parser.tab.cc -d -r all -b frontends/rtlil/rtlil_parser frontends/rtlil/rtlil_parser.y
mkdir -p frontends/rpc/
g++ -o frontends/rpc/rpc_frontend.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/rpc/rpc_frontend.cc
mkdir -p frontends/liberty/
g++ -o frontends/liberty/liberty.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/liberty/liberty.cc
mkdir -p frontends/verilog/
bison -Wall -Werror -o frontends/verilog/verilog_parser.tab.cc -d -r all -b frontends/verilog/verilog_parser frontends/verilog/verilog_parser.y
mkdir -p frontends/rtlil/
g++ -o frontends/rtlil/rtlil_frontend.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/rtlil/rtlil_frontend.cc
mkdir -p kernel/
g++ -o kernel/satgen.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/satgen.cc
mkdir -p kernel/
g++ -o kernel/functional.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/functional.cc
In file included from ./kernel/yosys_common.h:163,
                 from ./kernel/yosys.h:42,
                 from ./kernel/functional.h:24,
                 from kernel/functional.cc:21:
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:389:16:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
In file included from ./kernel/functional.h:26:
./kernel/drivertools.h: In member function ‘Yosys::DriveBit::hash() const’:
./kernel/drivertools.h:367:30: note: ‘inner’ was declared here
  367 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveChunk::hash() const’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:389:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::do_hash(Yosys::DriveBit const&) const’ at ./kernel/hashlib.h:741:19,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::do_rehash()’ at ./kernel/hashlib.h:752:22,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::pool(Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> > const&)’ at ./kernel/hashlib.h:902:12,
    inlined from ‘Yosys::DriveBitMultiple::DriveBitMultiple(Yosys::DriveBitMultiple const&)’ at ./kernel/drivertools.h:143:8,
    inlined from ‘Yosys::DriveBit::operator=(Yosys::DriveBitMultiple const&)’ at ./kernel/drivertools.h:350:45,
    inlined from ‘Yosys::DriveBit::operator=(Yosys::DriveBit const&) [clone .isra.0]’ at ./kernel/drivertools.h:257:19:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveBit::operator=(Yosys::DriveBit const&) [clone .isra.0]’:
./kernel/drivertools.h:367:30: note: ‘inner’ was declared here
  367 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveChunk>::hash(Yosys::DriveChunk const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::hash_ops<std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> > >::hash(std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> >)’ at ./kernel/hashlib.h:146:14,
    inlined from ‘Yosys::DriveSpec::hash() const’ at ./kernel/drivertools.h:1145:51:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveSpec::hash() const’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveChunk>::hash(Yosys::DriveChunk const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::hash_ops<std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> > >::hash(std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> >)’ at ./kernel/hashlib.h:146:14,
    inlined from ‘Yosys::DriveSpec::hash() const’ at ./kernel/drivertools.h:1145:51,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveSpec>::hash(Yosys::DriveSpec const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::dict<Yosys::DriveSpec, Yosys::Functional::Node, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_hash(Yosys::DriveSpec const&) const’ at ./kernel/hashlib.h:284:19,
    inlined from ‘Yosys::hashlib::dict<Yosys::DriveSpec, Yosys::Functional::Node, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_rehash()’ at ./kernel/hashlib.h:295:22:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::hashlib::dict<Yosys::DriveSpec, Yosys::Functional::Node, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_rehash()’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveChunk>::hash(Yosys::DriveChunk const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::hash_ops<std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> > >::hash(std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> >)’ at ./kernel/hashlib.h:146:14,
    inlined from ‘Yosys::DriveSpec::hash() const’ at ./kernel/drivertools.h:1145:51,
    inlined from ‘Yosys::DriveSpec::operator==(Yosys::DriveSpec const&) const’ at ./kernel/drivertools.h:1151:37,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveSpec>::cmp(Yosys::DriveSpec const&, Yosys::DriveSpec const&)’ at ./kernel/hashlib.h:58:12,
    inlined from ‘Yosys::hashlib::dict<Yosys::DriveSpec, Yosys::Functional::Node, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_lookup(Yosys::DriveSpec const&, int&) const’ at ./kernel/hashlib.h:362:32:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::hashlib::dict<Yosys::DriveSpec, Yosys::Functional::Node, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_lookup(Yosys::DriveSpec const&, int&) const’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveChunk>::hash(Yosys::DriveChunk const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::hash_ops<std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> > >::hash(std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> >)’ at ./kernel/hashlib.h:146:14,
    inlined from ‘Yosys::DriveSpec::hash() const’ at ./kernel/drivertools.h:1145:51,
    inlined from ‘Yosys::DriveSpec::operator==(Yosys::DriveSpec const&) const’ at ./kernel/drivertools.h:1151:53,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveSpec>::cmp(Yosys::DriveSpec const&, Yosys::DriveSpec const&)’ at ./kernel/hashlib.h:58:12,
    inlined from ‘Yosys::hashlib::dict<Yosys::DriveSpec, Yosys::Functional::Node, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_lookup(Yosys::DriveSpec const&, int&) const’ at ./kernel/hashlib.h:362:32:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::hashlib::dict<Yosys::DriveSpec, Yosys::Functional::Node, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_lookup(Yosys::DriveSpec const&, int&) const’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
mkdir -p frontends/verific/
g++ -o frontends/verific/verific.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/verific/verific.cc
mkdir -p frontends/verilog/
g++ -o frontends/verilog/const2ast.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/verilog/const2ast.cc
mkdir -p frontends/ast/
g++ -o frontends/ast/genrtlil.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/ast/genrtlil.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/add.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/add.cc
mkdir -p frontends/verilog/
g++ -o frontends/verilog/verilog_frontend.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/verilog/verilog_frontend.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/delete.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/delete.cc
mkdir -p frontends/verilog/
g++ -o frontends/verilog/preproc.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/verilog/preproc.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/exec.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/exec.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/design.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/design.cc
mkdir -p frontends/ast/
g++ -o frontends/ast/simplify.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/ast/simplify.cc
frontends/ast/simplify.cc: In member function ‘bool Yosys::AST::AstNode::simplify(bool, int, int, bool)’:
frontends/ast/simplify.cc:3496:54: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
 3496 |                                 for (size_t i = 0; i < arg_value.size(); i++)
      |                                                    ~~^~~~~~~~~~~~~~~~~~
frontends/ast/simplify.cc:4342:62: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
 4342 |                                         for (size_t i = 0; i < a.size(); i++)
      |                                                            ~~^~~~~~~~~~
mkdir -p passes/cmds/
g++ -o passes/cmds/autoname.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/autoname.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/rename.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/rename.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/viz.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/viz.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/splitcells.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/splitcells.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/connect.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/connect.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/internal_stats.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/internal_stats.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/show.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/show.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/scatter.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/scatter.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/select.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/select.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/copy.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/copy.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/splitnets.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/splitnets.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/setundef.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/setundef.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/stat.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/stat.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/logcmd.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/logcmd.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/setattr.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/setattr.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/tee.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/tee.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/write_file.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/write_file.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/cover.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/cover.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/trace.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/trace.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/plugin.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/plugin.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/torder.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/torder.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/glift.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/glift.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/portlist.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/portlist.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/connwrappers.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/connwrappers.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/blackbox.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/blackbox.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/chtype.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/chtype.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/splice.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/splice.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/check.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/check.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/edgetypes.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/edgetypes.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/scratchpad.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/scratchpad.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/chformal.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/chformal.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/printattrs.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/printattrs.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/scc.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/scc.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/bugpoint.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/bugpoint.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/ltp.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/ltp.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/box_derive.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/box_derive.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/logger.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/logger.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/sta.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/sta.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/clean_zerowidth.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/clean_zerowidth.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_status.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_status.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/future.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/future.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_remove.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_remove.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_add.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_add.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_miter.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_miter.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/example_dt.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/example_dt.cc
In file included from ./kernel/yosys_common.h:163,
                 from ./kernel/yosys.h:42,
                 from passes/cmds/example_dt.cc:1:
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:389:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
In file included from passes/cmds/example_dt.cc:2:
./kernel/drivertools.h: In member function ‘Yosys::DriveBit::hash() const’:
./kernel/drivertools.h:367:30: note: ‘inner’ was declared here
  367 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:389:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveBit::hash() const’:
./kernel/drivertools.h:367:30: note: ‘inner’ was declared here
  367 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:389:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveBit::hash() const’:
./kernel/drivertools.h:367:30: note: ‘inner’ was declared here
  367 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:389:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::hash() const’ at ./kernel/hashlib.h:1057:23,
    inlined from ‘Yosys::DriveBitMultiple::hash() const’ at ./kernel/drivertools.h:176:26,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:386:27:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveBit::hash() const’:
./kernel/drivertools.h:367:30: note: ‘inner’ was declared here
  367 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:389:16:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveBit::hash() const’:
./kernel/drivertools.h:367:30: note: ‘inner’ was declared here
  367 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveChunk::hash() const’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveChunk>::hash(Yosys::DriveChunk const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveChunk, Yosys::hashlib::hash_ops<Yosys::DriveChunk> >::do_hash(Yosys::DriveChunk const&) const’ at ./kernel/hashlib.h:741:19,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveChunk, Yosys::hashlib::hash_ops<Yosys::DriveChunk> >::do_rehash()’ at ./kernel/hashlib.h:752:22:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::hashlib::pool<Yosys::DriveChunk, Yosys::hashlib::hash_ops<Yosys::DriveChunk> >::do_rehash()’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveChunk>::hash(Yosys::DriveChunk const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::hash_ops<std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> > >::hash(std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> >)’ at ./kernel/hashlib.h:146:14,
    inlined from ‘Yosys::DriveSpec::hash() const’ at ./kernel/drivertools.h:1145:51:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveSpec::hash() const’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveBit::hash() const’ at ./kernel/drivertools.h:389:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveBit>::hash(Yosys::DriveBit const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::do_hash(Yosys::DriveBit const&) const’ at ./kernel/hashlib.h:741:19,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::do_rehash()’ at ./kernel/hashlib.h:752:22,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> >::pool(Yosys::hashlib::pool<Yosys::DriveBit, Yosys::hashlib::hash_ops<Yosys::DriveBit> > const&)’ at ./kernel/hashlib.h:902:12,
    inlined from ‘Yosys::DriveBitMultiple::DriveBitMultiple(Yosys::DriveBitMultiple const&)’ at ./kernel/drivertools.h:143:8,
    inlined from ‘Yosys::DriveBit::operator=(Yosys::DriveBitMultiple const&)’ at ./kernel/drivertools.h:350:45,
    inlined from ‘Yosys::DriveBit::operator=(Yosys::DriveBit const&) [clone .isra.0]’ at ./kernel/drivertools.h:257:19:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::DriveBit::operator=(Yosys::DriveBit const&) [clone .isra.0]’:
./kernel/drivertools.h:367:30: note: ‘inner’ was declared here
  367 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveChunk>::hash(Yosys::DriveChunk const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::hash_ops<std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> > >::hash(std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> >)’ at ./kernel/hashlib.h:146:14,
    inlined from ‘Yosys::DriveSpec::hash() const’ at ./kernel/drivertools.h:1145:51,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveSpec>::hash(Yosys::DriveSpec const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveSpec, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_hash(Yosys::DriveSpec const&) const’ at ./kernel/hashlib.h:741:19,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveSpec, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_rehash()’ at ./kernel/hashlib.h:752:22:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘Yosys::hashlib::pool<Yosys::DriveSpec, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_rehash()’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveChunk>::hash(Yosys::DriveChunk const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::hash_ops<std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> > >::hash(std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> >)’ at ./kernel/hashlib.h:146:14,
    inlined from ‘Yosys::DriveSpec::hash() const’ at ./kernel/drivertools.h:1145:51,
    inlined from ‘Yosys::DriveSpec::operator==(Yosys::DriveSpec const&) const’ at ./kernel/drivertools.h:1151:37,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveSpec>::cmp(Yosys::DriveSpec const&, Yosys::DriveSpec const&)’ at ./kernel/hashlib.h:58:12,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveSpec, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_lookup(Yosys::DriveSpec const&, int&) const’ at ./kernel/hashlib.h:815:32,
    inlined from ‘Yosys::hashlib::idict<Yosys::DriveSpec, 0, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::operator()(Yosys::DriveSpec const&)’ at ./kernel/hashlib.h:1109:29,
    inlined from ‘(anonymous namespace)::ExampleDtPass::execute(std::vector<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::allocator<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, Yosys::RTLIL::Design*)::{lambda(Yosys::DriveSpec const&)#1}::operator()(Yosys::DriveSpec const&) const’ at passes/cmds/example_dt.cc:74:22:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘(anonymous namespace)::ExampleDtPass::execute(std::vector<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::allocator<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, Yosys::RTLIL::Design*)::{lambda(Yosys::DriveSpec const&)#1}::operator()(Yosys::DriveSpec const&) const’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
In function ‘Yosys::hashlib::mkhash(unsigned int, unsigned int)’,
    inlined from ‘Yosys::DriveChunk::hash() const’ at ./kernel/drivertools.h:937:16,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveChunk>::hash(Yosys::DriveChunk const&)’ at ./kernel/hashlib.h:61:16,
    inlined from ‘Yosys::hashlib::hash_ops<std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> > >::hash(std::vector<Yosys::DriveChunk, std::allocator<Yosys::DriveChunk> >)’ at ./kernel/hashlib.h:146:14,
    inlined from ‘Yosys::DriveSpec::hash() const’ at ./kernel/drivertools.h:1145:51,
    inlined from ‘Yosys::DriveSpec::operator==(Yosys::DriveSpec const&) const’ at ./kernel/drivertools.h:1151:53,
    inlined from ‘Yosys::hashlib::hash_ops<Yosys::DriveSpec>::cmp(Yosys::DriveSpec const&, Yosys::DriveSpec const&)’ at ./kernel/hashlib.h:58:12,
    inlined from ‘Yosys::hashlib::pool<Yosys::DriveSpec, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::do_lookup(Yosys::DriveSpec const&, int&) const’ at ./kernel/hashlib.h:815:32,
    inlined from ‘Yosys::hashlib::idict<Yosys::DriveSpec, 0, Yosys::hashlib::hash_ops<Yosys::DriveSpec> >::operator()(Yosys::DriveSpec const&)’ at ./kernel/hashlib.h:1109:29,
    inlined from ‘(anonymous namespace)::ExampleDtPass::execute(std::vector<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::allocator<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, Yosys::RTLIL::Design*)::{lambda(Yosys::DriveSpec const&)#1}::operator()(Yosys::DriveSpec const&) const’ at passes/cmds/example_dt.cc:74:22:
./kernel/hashlib.h:30:33: warning: ‘inner’ may be used uninitialized [-Wmaybe-uninitialized]
   30 |         return ((a << 5) + a) ^ b;
      |                                 ^
./kernel/drivertools.h: In member function ‘(anonymous namespace)::ExampleDtPass::execute(std::vector<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >, std::allocator<std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > > >, Yosys::RTLIL::Design*)::{lambda(Yosys::DriveSpec const&)#1}::operator()(Yosys::DriveSpec const&) const’:
./kernel/drivertools.h:915:30: note: ‘inner’ was declared here
  915 |                 unsigned int inner;
      |                              ^~~~~
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_simple.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_simple.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_make.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_make.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/dft_tag.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/dft_tag.cc
mkdir -p passes/fsm/
g++ -o passes/fsm/fsm.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/fsm/fsm.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_induct.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_induct.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_opt.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_opt.cc
mkdir -p passes/cmds/
g++ -o passes/cmds/xprop.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/cmds/xprop.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_purge.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_purge.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_struct.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_struct.cc
mkdir -p passes/equiv/
g++ -o passes/equiv/equiv_mark.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/equiv/equiv_mark.cc
mkdir -p passes/fsm/
g++ -o passes/fsm/fsm_recode.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/fsm/fsm_recode.cc
mkdir -p passes/fsm/
g++ -o passes/fsm/fsm_info.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/fsm/fsm_info.cc
mkdir -p passes/fsm/
g++ -o passes/fsm/fsm_opt.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/fsm/fsm_opt.cc
mkdir -p passes/fsm/
g++ -o passes/fsm/fsm_export.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/fsm/fsm_export.cc
mkdir -p passes/hierarchy/
g++ -o passes/hierarchy/uniquify.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/hierarchy/uniquify.cc
mkdir -p passes/hierarchy/
g++ -o passes/hierarchy/keep_hierarchy.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/hierarchy/keep_hierarchy.cc
mkdir -p passes/fsm/
g++ -o passes/fsm/fsm_map.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/fsm/fsm_map.cc
passes/fsm/fsm_map.cc: In function ‘void {anonymous}::implement_pattern_cache(Yosys::RTLIL::Module*, std::map<Yosys::RTLIL::Const, std::set<int> >&, std::set<int>&, int, Yosys::RTLIL::Wire*, Yosys::RTLIL::SigSpec&, Yosys::RTLIL::SigSpec)’:
passes/fsm/fsm_map.cc:57:38: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
   57 |                 for (size_t j = 0; j < pattern.size(); j++)
      |                                    ~~^~~~~~~~~~~~~~~~
passes/fsm/fsm_map.cc: In function ‘void {anonymous}::map_fsm(Yosys::RTLIL::Cell*, Yosys::RTLIL::Module*)’:
passes/fsm/fsm_map.cc:201:38: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  201 |                 for (size_t j = 0; j < state.size(); j++)
      |                                    ~~^~~~~~~~~~~~~~
passes/fsm/fsm_map.cc:264:54: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  264 |                                 for (size_t j = 0; j < state.size(); j++)
      |                                                    ~~^~~~~~~~~~~~~~
mkdir -p passes/memory/
g++ -o passes/memory/memory.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_collect.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_collect.cc
mkdir -p passes/fsm/
g++ -o passes/fsm/fsm_expand.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/fsm/fsm_expand.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_unpack.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_unpack.cc
mkdir -p passes/fsm/
g++ -o passes/fsm/fsm_detect.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/fsm/fsm_detect.cc
mkdir -p passes/hierarchy/
g++ -o passes/hierarchy/hierarchy.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/hierarchy/hierarchy.cc
mkdir -p passes/hierarchy/
g++ -o passes/hierarchy/submod.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/hierarchy/submod.cc
mkdir -p passes/fsm/
g++ -o passes/fsm/fsm_extract.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/fsm/fsm_extract.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_memx.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_memx.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_narrow.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_narrow.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_map.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_map.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_nordff.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_nordff.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_bram.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_bram.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_bmux2rom.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_bmux2rom.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_share.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_share.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_dff.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_dff.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_mem_widen.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_mem_widen.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_mem.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_mem.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_mem_feedback.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_mem_feedback.cc
mkdir -p passes/memory/
g++ -o passes/memory/memlib.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memlib.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_muxtree.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_muxtree.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_reduce.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_reduce.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_merge.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_merge.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_mem_priority.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_mem_priority.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_share.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_share.cc
mkdir -p passes/memory/
g++ -o passes/memory/memory_libmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/memory/memory_libmap.cc
mkdir -p passes/opt/
g++ -o passes/opt/rmports.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/rmports.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_demorgan.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_demorgan.cc
mkdir -p passes/opt/
g++ -o passes/opt/wreduce.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/wreduce.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_dff.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_dff.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_lut_ins.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_lut_ins.cc
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/test_pmgen_pm.h -p test_pmgen passes/pmgen/test_pmgen.pmg
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/ice40_dsp_pm.h -p ice40_dsp passes/pmgen/ice40_dsp.pmg
mkdir -p passes/pmgen && python3 passes/pmgen/pmgen.py -o passes/pmgen/peepopt_pm.h -p peepopt passes/pmgen/peepopt_shiftmul_right.pmg passes/pmgen/peepopt_shiftmul_left.pmg passes/pmgen/peepopt_shiftadd.pmg passes/pmgen/peepopt_muldiv.pmg
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/xilinx_srl_pm.h -p xilinx_srl passes/pmgen/xilinx_srl.pmg
mkdir -p passes/opt/
g++ -o passes/opt/opt_clean.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_clean.cc
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/ice40_wrapcarry_pm.h -p ice40_wrapcarry passes/pmgen/ice40_wrapcarry.pmg
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/xilinx_dsp_pm.h -p xilinx_dsp passes/pmgen/xilinx_dsp.pmg
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/xilinx_dsp48a_pm.h -p xilinx_dsp48a passes/pmgen/xilinx_dsp48a.pmg
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/xilinx_dsp_CREG_pm.h -p xilinx_dsp_CREG passes/pmgen/xilinx_dsp_CREG.pmg
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/xilinx_dsp_cascade_pm.h -p xilinx_dsp_cascade passes/pmgen/xilinx_dsp_cascade.pmg
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/microchip_dsp_pm.h -p microchip_dsp passes/pmgen/microchip_dsp.pmg
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/microchip_dsp_CREG_pm.h -p microchip_dsp_CREG passes/pmgen/microchip_dsp_CREG.pmg
mkdir -p passes/pmgen/ && python3 passes/pmgen/pmgen.py -o passes/pmgen/microchip_dsp_cascade_pm.h -p microchip_dsp_cascade passes/pmgen/microchip_dsp_cascade.pmg
mkdir -p passes/opt/
g++ -o passes/opt/opt_ffinv.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_ffinv.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_lut.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_lut.cc
mkdir -p passes/opt/
g++ -o passes/opt/muxpack.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/muxpack.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc.cc
mkdir -p passes/opt/
g++ -o passes/opt/pmux2shiftx.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/pmux2shiftx.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_clean.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_clean.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_prune.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_prune.cc
mkdir -p passes/pmgen/
g++ -o passes/pmgen/ice40_dsp.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/pmgen/ice40_dsp.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_rmdead.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_rmdead.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_init.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_init.cc
mkdir -p passes/pmgen/
g++ -o passes/pmgen/peepopt.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/pmgen/peepopt.cc
mkdir -p passes/pmgen/
g++ -o passes/pmgen/xilinx_srl.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/pmgen/xilinx_srl.cc
mkdir -p passes/opt/
g++ -o passes/opt/share.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/share.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_arst.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_arst.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_rom.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_rom.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_mux.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_mux.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_memwr.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_memwr.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_dlatch.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_dlatch.cc
mkdir -p passes/proc/
g++ -o passes/proc/proc_dff.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/proc/proc_dff.cc
mkdir -p passes/sat/
g++ -o passes/sat/miter.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/miter.cc
mkdir -p passes/sat/
g++ -o passes/sat/freduce.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/freduce.cc
mkdir -p passes/sat/
g++ -o passes/sat/clk2fflogic.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/clk2fflogic.cc
mkdir -p passes/sat/
g++ -o passes/sat/assertpmux.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/assertpmux.cc
mkdir -p passes/sat/
g++ -o passes/sat/eval.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/eval.cc
mkdir -p passes/sat/
g++ -o passes/sat/supercover.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/supercover.cc
mkdir -p passes/sat/
g++ -o passes/sat/sat.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/sat.cc
mkdir -p passes/sat/
g++ -o passes/sat/async2sync.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/async2sync.cc
mkdir -p passes/sat/
g++ -o passes/sat/cutpoint.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/cutpoint.cc
mkdir -p passes/sat/
g++ -o passes/sat/fminit.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/fminit.cc
mkdir -p passes/sat/
g++ -o passes/sat/expose.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/expose.cc
mkdir -p passes/sat/
g++ -o passes/sat/fmcombine.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/fmcombine.cc
mkdir -p passes/sat/
g++ -o passes/sat/sim.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/sim.cc
mkdir -p passes/sat/
g++ -o passes/sat/synthprop.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/synthprop.cc
mkdir -p passes/sat/
g++ -o passes/sat/mutate.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/mutate.cc
mkdir -p passes/sat/
g++ -o passes/sat/formalff.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/formalff.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/flatten.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/flatten.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/simplemap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/simplemap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/dfflibmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/dfflibmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/libparse.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/libparse.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/maccmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/maccmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/booth.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/booth.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/abc9_exe.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER -DABCEXTERNAL='"/usr/bin/abc"' passes/techmap/abc9_exe.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/abc9.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER -DABCEXTERNAL='"/usr/bin/abc"' passes/techmap/abc9.cc
mkdir -p passes/sat/
g++ -o passes/sat/recover_names.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/recover_names.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/techmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/techmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/abc_new.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER -DABCEXTERNAL='"/usr/bin/abc"' passes/techmap/abc_new.cc
mkdir -p passes/sat/
g++ -o passes/sat/qbfsat.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/sat/qbfsat.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/hilomap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/hilomap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/clkbufmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/clkbufmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/iopadmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/iopadmap.cc
mkdir -p passes/opt/
g++ -o passes/opt/opt_expr.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/opt/opt_expr.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/extract.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/extract.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/extract_counter.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/extract_counter.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/extract_reduce.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/extract_reduce.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/dffinit.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/dffinit.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/bmuxmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/bmuxmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/pmuxtree.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/pmuxtree.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/abc9_ops.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/abc9_ops.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/demuxmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/demuxmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/alumacc.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/alumacc.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/bwmuxmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/bwmuxmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/lut2mux.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/lut2mux.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/aigmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/aigmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/tribuf.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/tribuf.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/extract_fa.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/extract_fa.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/muxcover.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/muxcover.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/nlutmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/nlutmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/deminout.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/deminout.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/insbuf.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/insbuf.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/shregmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/shregmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/abc.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER -DABCEXTERNAL='"/usr/bin/abc"' passes/techmap/abc.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/attrmvcp.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/attrmvcp.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/attrmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/attrmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/bufnorm.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/bufnorm.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/dffunmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/dffunmap.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/zinit.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/zinit.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/extractinv.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/extractinv.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/dfflegalize.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/dfflegalize.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/clockgate.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/clockgate.cc
mkdir -p passes/tests/
g++ -o passes/tests/test_autotb.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/tests/test_autotb.cc
mkdir -p passes/tests/
g++ -o passes/tests/test_abcloop.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/tests/test_abcloop.cc
mkdir -p backends/aiger/
g++ -o backends/aiger/aiger.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/aiger/aiger.cc
mkdir -p backends/aiger/
g++ -o backends/aiger/xaiger.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/aiger/xaiger.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/cellmatch.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/cellmatch.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/flowmap.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/flowmap.cc
mkdir -p backends/blif/
g++ -o backends/blif/blif.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/blif/blif.cc
mkdir -p passes/tests/
g++ -o passes/tests/test_cell.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/tests/test_cell.cc
mkdir -p backends/btor/
g++ -o backends/btor/btor.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/btor/btor.cc
mkdir -p backends/aiger2/
g++ -o backends/aiger2/aiger.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/aiger2/aiger.cc
backends/aiger2/aiger.cc: In member function ‘(anonymous namespace)::Index<(anonymous namespace)::XAigerAnalysis, int, 0, 0>::impl_op((anonymous namespace)::Index<(anonymous namespace)::XAigerAnalysis, int, 0, 0>::HierCursor&, Yosys::RTLIL::Cell*, Yosys::RTLIL::IdString, int)’:
backends/aiger2/aiger.cc:273:43: warning: ‘a’ may be used uninitialized [-Wmaybe-uninitialized]
  273 |                                 return XOR(carry, XNOR(a, b));
      |                                        ~~~^~~~~~~~~~~~~~~~~~~
backends/aiger2/aiger.cc:265:37: note: ‘a’ was declared here
  265 |                                 Lit a, b;
      |                                     ^
backends/aiger2/aiger.cc:273:43: warning: ‘b’ may be used uninitialized [-Wmaybe-uninitialized]
  273 |                                 return XOR(carry, XNOR(a, b));
      |                                        ~~~^~~~~~~~~~~~~~~~~~~
backends/aiger2/aiger.cc:265:40: note: ‘b’ was declared here
  265 |                                 Lit a, b;
      |                                        ^
In member function ‘(anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::XNOR(unsigned int, unsigned int)’,
    inlined from ‘(anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::impl_op((anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::HierCursor&, Yosys::RTLIL::Cell*, Yosys::RTLIL::IdString, int)’ at backends/aiger2/aiger.cc:273:15:
backends/aiger2/aiger.cc:202:27: warning: ‘a’ may be used uninitialized [-Wmaybe-uninitialized]
  202 |                 return NOT(OR(AND(a, NOT(b)), AND(NOT(a), b)));
      |                        ~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
backends/aiger2/aiger.cc: In member function ‘(anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::impl_op((anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::HierCursor&, Yosys::RTLIL::Cell*, Yosys::RTLIL::IdString, int)’:
backends/aiger2/aiger.cc:265:37: note: ‘a’ was declared here
  265 |                                 Lit a, b;
      |                                     ^
In function ‘(anonymous namespace)::AigerWriter::negate(unsigned int)’,
    inlined from ‘(anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::NOT(unsigned int)’ at backends/aiger2/aiger.cc:173:24,
    inlined from ‘(anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::XNOR(unsigned int, unsigned int)’ at backends/aiger2/aiger.cc:202:13,
    inlined from ‘(anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::impl_op((anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::HierCursor&, Yosys::RTLIL::Cell*, Yosys::RTLIL::IdString, int)’ at backends/aiger2/aiger.cc:273:15:
backends/aiger2/aiger.cc:672:30: warning: ‘b’ may be used uninitialized [-Wmaybe-uninitialized]
  672 |                 return lit ^ 1;
      |                              ^
backends/aiger2/aiger.cc: In member function ‘(anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::impl_op((anonymous namespace)::Index<(anonymous namespace)::AigerWriter, unsigned int, 0u, 1u>::HierCursor&, Yosys::RTLIL::Cell*, Yosys::RTLIL::IdString, int)’:
backends/aiger2/aiger.cc:265:40: note: ‘b’ was declared here
  265 |                                 Lit a, b;
      |                                        ^
mkdir -p backends/firrtl/
g++ -o backends/firrtl/firrtl.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/firrtl/firrtl.cc
mkdir -p backends/functional/
g++ -o backends/functional/cxx.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/functional/cxx.cc
mkdir -p backends/functional/
g++ -o backends/functional/test_generic.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/functional/test_generic.cc
mkdir -p backends/functional/
g++ -o backends/functional/smtlib.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/functional/smtlib.cc
mkdir -p backends/functional/
g++ -o backends/functional/smtlib_rosette.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/functional/smtlib_rosette.cc
mkdir -p backends/edif/
g++ -o backends/edif/edif.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/edif/edif.cc
backends/edif/edif.cc: In lambda function:
backends/edif/edif.cc:341:54: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  341 |                                 for (size_t i = 0; i < val.size(); i += 4) {
      |                                                    ~~^~~~~~~~~~~~
backends/edif/edif.cc:343:49: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  343 |                                         if (i+0 < val.size() && val.at(i+0) == RTLIL::State::S1) digit_value |= 1;
      |                                             ~~~~^~~~~~~~~~~~
backends/edif/edif.cc:344:49: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  344 |                                         if (i+1 < val.size() && val.at(i+1) == RTLIL::State::S1) digit_value |= 2;
      |                                             ~~~~^~~~~~~~~~~~
backends/edif/edif.cc:345:49: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  345 |                                         if (i+2 < val.size() && val.at(i+2) == RTLIL::State::S1) digit_value |= 4;
      |                                             ~~~~^~~~~~~~~~~~
backends/edif/edif.cc:346:49: warning: comparison of integer expressions of different signedness: ‘size_t’ {aka ‘long unsigned int’} and ‘int’ [-Wsign-compare]
  346 |                                         if (i+3 < val.size() && val.at(i+3) == RTLIL::State::S1) digit_value |= 8;
      |                                             ~~~~^~~~~~~~~~~~
mkdir -p backends/jny/
g++ -o backends/jny/jny.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/jny/jny.cc
mkdir -p backends/rtlil/
g++ -o backends/rtlil/rtlil_backend.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/rtlil/rtlil_backend.cc
mkdir -p backends/json/
g++ -o backends/json/json.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/json/json.cc
mkdir -p backends/table/
g++ -o backends/table/table.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/table/table.cc
mkdir -p backends/spice/
g++ -o backends/spice/spice.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/spice/spice.cc
mkdir -p backends/cxxrtl/
g++ -o backends/cxxrtl/cxxrtl_backend.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/cxxrtl/cxxrtl_backend.cc
mkdir -p techlibs/achronix/
g++ -o techlibs/achronix/synth_achronix.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/achronix/synth_achronix.cc
mkdir -p techlibs/anlogic/
g++ -o techlibs/anlogic/synth_anlogic.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/anlogic/synth_anlogic.cc
mkdir -p backends/intersynth/
g++ -o backends/intersynth/intersynth.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/intersynth/intersynth.cc
mkdir -p techlibs/anlogic/
g++ -o techlibs/anlogic/anlogic_eqn.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/anlogic/anlogic_eqn.cc
mkdir -p techlibs/common/
g++ -o techlibs/common/prep.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/common/prep.cc
mkdir -p techlibs/common/
g++ -o techlibs/common/synth.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/common/synth.cc
mkdir -p backends/simplec/
g++ -o backends/simplec/simplec.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/simplec/simplec.cc
mkdir -p techlibs/anlogic/
g++ -o techlibs/anlogic/anlogic_fixcarry.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/anlogic/anlogic_fixcarry.cc
mkdir -p techlibs/coolrunner2/
g++ -o techlibs/coolrunner2/synth_coolrunner2.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/coolrunner2/synth_coolrunner2.cc
mkdir -p techlibs/easic/
g++ -o techlibs/easic/synth_easic.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/easic/synth_easic.cc
mkdir -p techlibs/efinix/
g++ -o techlibs/efinix/synth_efinix.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/efinix/synth_efinix.cc
mkdir -p techlibs/ecp5/
g++ -o techlibs/ecp5/synth_ecp5.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/ecp5/synth_ecp5.cc
mkdir -p techlibs/coolrunner2/
g++ -o techlibs/coolrunner2/coolrunner2_sop.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/coolrunner2/coolrunner2_sop.cc
mkdir -p techlibs/efinix/
g++ -o techlibs/efinix/efinix_fixcarry.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/efinix/efinix_fixcarry.cc
mkdir -p techlibs/fabulous/
g++ -o techlibs/fabulous/synth_fabulous.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/fabulous/synth_fabulous.cc
mkdir -p techlibs/coolrunner2/
g++ -o techlibs/coolrunner2/coolrunner2_fixup.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/coolrunner2/coolrunner2_fixup.cc
mkdir -p backends/smv/
g++ -o backends/smv/smv.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/smv/smv.cc
mkdir -p techlibs/gatemate/
g++ -o techlibs/gatemate/synth_gatemate.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/gatemate/synth_gatemate.cc
mkdir -p techlibs/gowin/
g++ -o techlibs/gowin/synth_gowin.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/gowin/synth_gowin.cc
mkdir -p techlibs/greenpak4/
g++ -o techlibs/greenpak4/synth_greenpak4.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/greenpak4/synth_greenpak4.cc
mkdir -p backends/verilog/
g++ -o backends/verilog/verilog_backend.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/verilog/verilog_backend.cc
mkdir -p techlibs/ice40/
g++ -o techlibs/ice40/ice40_braminit.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/ice40/ice40_braminit.cc
mkdir -p techlibs/ice40/
g++ -o techlibs/ice40/synth_ice40.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/ice40/synth_ice40.cc
mkdir -p techlibs/intel/
g++ -o techlibs/intel/synth_intel.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/intel/synth_intel.cc
mkdir -p techlibs/gatemate/
g++ -o techlibs/gatemate/gatemate_foldinv.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/gatemate/gatemate_foldinv.cc
mkdir -p techlibs/intel_alm/
g++ -o techlibs/intel_alm/synth_intel_alm.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/intel_alm/synth_intel_alm.cc
mkdir -p techlibs/greenpak4/
g++ -o techlibs/greenpak4/greenpak4_dffinv.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/greenpak4/greenpak4_dffinv.cc
mkdir -p backends/smt2/
g++ -o backends/smt2/smt2.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER backends/smt2/smt2.cc
mkdir -p techlibs/ice40/
g++ -o techlibs/ice40/ice40_opt.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/ice40/ice40_opt.cc
mkdir -p techlibs/lattice/
g++ -o techlibs/lattice/synth_lattice.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/lattice/synth_lattice.cc
mkdir -p techlibs/microchip/
g++ -o techlibs/microchip/synth_microchip.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/microchip/synth_microchip.cc
mkdir -p techlibs/lattice/
g++ -o techlibs/lattice/lattice_gsr.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/lattice/lattice_gsr.cc
mkdir -p techlibs/nanoxplore/
g++ -o techlibs/nanoxplore/synth_nanoxplore.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/nanoxplore/synth_nanoxplore.cc
mkdir -p techlibs/nanoxplore/
g++ -o techlibs/nanoxplore/nx_carry.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/nanoxplore/nx_carry.cc
mkdir -p techlibs/quicklogic/ && python3 passes/pmgen/pmgen.py -o techlibs/quicklogic/ql_dsp_macc_pm.h -p ql_dsp_macc techlibs/quicklogic/ql_dsp_macc.pmg
mkdir -p techlibs/quicklogic/
g++ -o techlibs/quicklogic/ql_bram_types.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/quicklogic/ql_bram_types.cc
mkdir -p techlibs/nexus/
g++ -o techlibs/nexus/synth_nexus.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/nexus/synth_nexus.cc
mkdir -p techlibs/quicklogic/
g++ -o techlibs/quicklogic/synth_quicklogic.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/quicklogic/synth_quicklogic.cc
sed -e 's#@CXXFLAGS@#-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1 -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -Wall -Wextra -ggdb -I"/usr/include/yosys" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER#;' \
		-e 's#@CXX@#g++#;' -e 's#@LINKFLAGS@#-rdynamic#;' -e 's#@LIBS@#-lstdc++ -lm -lrt -lreadline -L/usr/lib64/../lib64 -lffi -ldl -lz -ltcl8.6 -ltclstub8.6#;' \
		-e 's#@BINDIR@#/usr/bin#;' -e 's#@DATDIR@#/usr/share/yosys#;' < misc/yosys-config.in > yosys-config
chmod +x yosys-config
mkdir -p techlibs/microchip/
g++ -o techlibs/microchip/microchip_dffopt.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/microchip/microchip_dffopt.cc
sed 's|##yosys-sys-path##|sys.path += [os.path.dirname(os.path.realpath(__file__)) + p for p in ["/share/python3", "/../share/yosys/python3"]]|;' < backends/smt2/smtbmc.py > yosys-smtbmc.new
chmod +x yosys-smtbmc.new
mv yosys-smtbmc.new yosys-smtbmc
sed 's|##yosys-sys-path##|sys.path += [os.path.dirname(os.path.realpath(__file__)) + p for p in ["/share/python3", "/../share/yosys/python3"]]|;' < backends/smt2/witness.py > yosys-witness.new
chmod +x yosys-witness.new
mv yosys-witness.new yosys-witness
mkdir -p share/include/kernel/
cp "./"/kernel/binding.h share/include/kernel/binding.h
mkdir -p share/include/kernel/
cp "./"/kernel/bitpattern.h share/include/kernel/bitpattern.h
mkdir -p share/include/kernel/
cp "./"/kernel/cellaigs.h share/include/kernel/cellaigs.h
mkdir -p share/include/kernel/
cp "./"/kernel/celledges.h share/include/kernel/celledges.h
mkdir -p share/include/kernel/
cp "./"/kernel/celltypes.h share/include/kernel/celltypes.h
mkdir -p share/include/kernel/
cp "./"/kernel/consteval.h share/include/kernel/consteval.h
mkdir -p share/include/kernel/
cp "./"/kernel/constids.inc share/include/kernel/constids.inc
mkdir -p share/include/kernel/
cp "./"/kernel/cost.h share/include/kernel/cost.h
mkdir -p share/include/kernel/
cp "./"/kernel/drivertools.h share/include/kernel/drivertools.h
mkdir -p share/include/kernel/
cp "./"/kernel/ff.h share/include/kernel/ff.h
mkdir -p share/include/kernel/
cp "./"/kernel/ffinit.h share/include/kernel/ffinit.h
mkdir -p share/include/kernel/
cp "./"/kernel/ffmerge.h share/include/kernel/ffmerge.h
mkdir -p share/include/kernel/
cp "./"/kernel/fmt.h share/include/kernel/fmt.h
mkdir -p share/include/kernel/
cp "./"/kernel/fstdata.h share/include/kernel/fstdata.h
mkdir -p share/include/kernel/
cp "./"/kernel/hashlib.h share/include/kernel/hashlib.h
mkdir -p share/include/kernel/
cp "./"/kernel/json.h share/include/kernel/json.h
mkdir -p share/include/kernel/
cp "./"/kernel/log.h share/include/kernel/log.h
mkdir -p share/include/kernel/
cp "./"/kernel/macc.h share/include/kernel/macc.h
mkdir -p share/include/kernel/
cp "./"/kernel/modtools.h share/include/kernel/modtools.h
mkdir -p share/include/kernel/
cp "./"/kernel/mem.h share/include/kernel/mem.h
mkdir -p share/include/kernel/
cp "./"/kernel/qcsat.h share/include/kernel/qcsat.h
mkdir -p share/include/kernel/
cp "./"/kernel/register.h share/include/kernel/register.h
mkdir -p share/include/kernel/
cp "./"/kernel/rtlil.h share/include/kernel/rtlil.h
mkdir -p share/include/kernel/
cp "./"/kernel/satgen.h share/include/kernel/satgen.h
mkdir -p share/include/kernel/
cp "./"/kernel/scopeinfo.h share/include/kernel/scopeinfo.h
mkdir -p share/include/kernel/
cp "./"/kernel/sexpr.h share/include/kernel/sexpr.h
mkdir -p share/include/kernel/
cp "./"/kernel/sigtools.h share/include/kernel/sigtools.h
mkdir -p share/include/kernel/
cp "./"/kernel/timinginfo.h share/include/kernel/timinginfo.h
mkdir -p share/include/kernel/
cp "./"/kernel/utils.h share/include/kernel/utils.h
mkdir -p share/include/kernel/
cp "./"/kernel/yosys.h share/include/kernel/yosys.h
mkdir -p share/include/kernel/
cp "./"/kernel/yosys_common.h share/include/kernel/yosys_common.h
mkdir -p share/include/kernel/
cp "./"/kernel/yw.h share/include/kernel/yw.h
mkdir -p share/include/libs/ezsat/
cp "./"/libs/ezsat/ezsat.h share/include/libs/ezsat/ezsat.h
mkdir -p share/include/libs/ezsat/
cp "./"/libs/ezsat/ezminisat.h share/include/libs/ezsat/ezminisat.h
mkdir -p share/include/libs/fst/
cp "./"/libs/fst/fstapi.h share/include/libs/fst/fstapi.h
mkdir -p share/include/libs/sha1/
cp "./"/libs/sha1/sha1.h share/include/libs/sha1/sha1.h
mkdir -p share/include/libs/json11/
cp "./"/libs/json11/json11.hpp share/include/libs/json11/json11.hpp
mkdir -p share/include/passes/fsm/
cp "./"/passes/fsm/fsmdata.h share/include/passes/fsm/fsmdata.h
mkdir -p share/include/frontends/ast/
cp "./"/frontends/ast/ast.h share/include/frontends/ast/ast.h
mkdir -p share/include/frontends/ast/
cp "./"/frontends/ast/ast_binding.h share/include/frontends/ast/ast_binding.h
mkdir -p share/include/frontends/blif/
cp "./"/frontends/blif/blifparse.h share/include/frontends/blif/blifparse.h
mkdir -p share/include/backends/rtlil/
cp "./"/backends/rtlil/rtlil_backend.h share/include/backends/rtlil/rtlil_backend.h
mkdir -p share/include/backends/cxxrtl/runtime/cxxrtl/
cp "./"/backends/cxxrtl/runtime/cxxrtl/cxxrtl.h share/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl.h
mkdir -p share/include/backends/cxxrtl/runtime/cxxrtl/
cp "./"/backends/cxxrtl/runtime/cxxrtl/cxxrtl_vcd.h share/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl_vcd.h
mkdir -p share/include/backends/cxxrtl/runtime/cxxrtl/
cp "./"/backends/cxxrtl/runtime/cxxrtl/cxxrtl_time.h share/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl_time.h
mkdir -p share/include/backends/cxxrtl/runtime/cxxrtl/
cp "./"/backends/cxxrtl/runtime/cxxrtl/cxxrtl_replay.h share/include/backends/cxxrtl/runtime/cxxrtl/cxxrtl_replay.h
mkdir -p share/include/backends/cxxrtl/runtime/cxxrtl/capi/
cp "./"/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi.cc share/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi.cc
mkdir -p share/include/backends/cxxrtl/runtime/cxxrtl/capi/
cp "./"/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi.h share/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi.h
mkdir -p share/include/backends/cxxrtl/runtime/cxxrtl/capi/
cp "./"/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi_vcd.cc share/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi_vcd.cc
mkdir -p share/include/backends/cxxrtl/runtime/cxxrtl/capi/
cp "./"/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi_vcd.h share/include/backends/cxxrtl/runtime/cxxrtl/capi/cxxrtl_capi_vcd.h
mkdir -p share/python3
cp "./"/backends/smt2/smtio.py share/python3/smtio.py
mkdir -p share/python3
cp "./"/backends/smt2/ywio.py share/python3/ywio.py
mkdir -p share/achronix/speedster22i/
cp "./"/techlibs/achronix/speedster22i/cells_sim.v share/achronix/speedster22i/cells_sim.v
mkdir -p share/achronix/speedster22i/
cp "./"/techlibs/achronix/speedster22i/cells_map.v share/achronix/speedster22i/cells_map.v
mkdir -p share/anlogic
cp "./"/techlibs/anlogic/cells_map.v share/anlogic/cells_map.v
mkdir -p share/anlogic
cp "./"/techlibs/anlogic/arith_map.v share/anlogic/arith_map.v
mkdir -p share/anlogic
cp "./"/techlibs/anlogic/cells_sim.v share/anlogic/cells_sim.v
mkdir -p share/anlogic
cp "./"/techlibs/anlogic/eagle_bb.v share/anlogic/eagle_bb.v
mkdir -p share/anlogic
cp "./"/techlibs/anlogic/lutrams.txt share/anlogic/lutrams.txt
mkdir -p share/anlogic
cp "./"/techlibs/anlogic/lutrams_map.v share/anlogic/lutrams_map.v
mkdir -p share/anlogic
cp "./"/techlibs/anlogic/brams.txt share/anlogic/brams.txt
mkdir -p share/anlogic
cp "./"/techlibs/anlogic/brams_map.v share/anlogic/brams_map.v
mkdir -p share
cp "./"/techlibs/common/simlib.v share/simlib.v
mkdir -p share
cp "./"/techlibs/common/simcells.v share/simcells.v
mkdir -p share
cp "./"/techlibs/common/techmap.v share/techmap.v
mkdir -p share
cp "./"/techlibs/common/smtmap.v share/smtmap.v
mkdir -p share
cp "./"/techlibs/common/pmux2mux.v share/pmux2mux.v
mkdir -p share
cp "./"/techlibs/common/adff2dff.v share/adff2dff.v
mkdir -p share
cp "./"/techlibs/common/dff2ff.v share/dff2ff.v
mkdir -p share
cp "./"/techlibs/common/gate2lut.v share/gate2lut.v
mkdir -p share
cp "./"/techlibs/common/cmp2lut.v share/cmp2lut.v
mkdir -p share
cp "./"/techlibs/common/cells.lib share/cells.lib
mkdir -p share
cp "./"/techlibs/common/mul2dsp.v share/mul2dsp.v
mkdir -p share
cp "./"/techlibs/common/abc9_model.v share/abc9_model.v
mkdir -p share
cp "./"/techlibs/common/abc9_map.v share/abc9_map.v
mkdir -p share
cp "./"/techlibs/common/abc9_unmap.v share/abc9_unmap.v
mkdir -p share
cp "./"/techlibs/common/cmp2lcu.v share/cmp2lcu.v
mkdir -p share
cp "./"/techlibs/common/cmp2softlogic.v share/cmp2softlogic.v
mkdir -p share/choices
cp "./"/techlibs/common/choices/kogge-stone.v share/choices/kogge-stone.v
mkdir -p share/coolrunner2
cp "./"/techlibs/coolrunner2/cells_latch.v share/coolrunner2/cells_latch.v
mkdir -p share/coolrunner2
cp "./"/techlibs/coolrunner2/cells_sim.v share/coolrunner2/cells_sim.v
mkdir -p share/coolrunner2
cp "./"/techlibs/coolrunner2/cells_counter_map.v share/coolrunner2/cells_counter_map.v
mkdir -p share/coolrunner2
cp "./"/techlibs/coolrunner2/tff_extract.v share/coolrunner2/tff_extract.v
mkdir -p share/coolrunner2
cp "./"/techlibs/coolrunner2/xc2_dff.lib share/coolrunner2/xc2_dff.lib
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/cells_ff.vh share/ecp5/cells_ff.vh
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/cells_io.vh share/ecp5/cells_io.vh
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/cells_map.v share/ecp5/cells_map.v
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/cells_sim.v share/ecp5/cells_sim.v
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/cells_bb.v share/ecp5/cells_bb.v
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/lutrams_map.v share/ecp5/lutrams_map.v
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/lutrams.txt share/ecp5/lutrams.txt
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/brams_map.v share/ecp5/brams_map.v
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/brams.txt share/ecp5/brams.txt
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/arith_map.v share/ecp5/arith_map.v
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/latches_map.v share/ecp5/latches_map.v
mkdir -p share/ecp5
cp "./"/techlibs/ecp5/dsp_map.v share/ecp5/dsp_map.v
mkdir -p share/efinix
cp "./"/techlibs/efinix/cells_map.v share/efinix/cells_map.v
mkdir -p share/efinix
cp "./"/techlibs/efinix/arith_map.v share/efinix/arith_map.v
mkdir -p share/efinix
cp "./"/techlibs/efinix/cells_sim.v share/efinix/cells_sim.v
mkdir -p share/efinix
cp "./"/techlibs/efinix/brams_map.v share/efinix/brams_map.v
mkdir -p share/efinix
cp "./"/techlibs/efinix/gbuf_map.v share/efinix/gbuf_map.v
mkdir -p share/efinix
cp "./"/techlibs/efinix/brams.txt share/efinix/brams.txt
mkdir -p share/fabulous
cp "./"/techlibs/fabulous/cells_map.v share/fabulous/cells_map.v
mkdir -p share/fabulous
cp "./"/techlibs/fabulous/prims.v share/fabulous/prims.v
mkdir -p share/fabulous
cp "./"/techlibs/fabulous/latches_map.v share/fabulous/latches_map.v
mkdir -p share/fabulous
cp "./"/techlibs/fabulous/ff_map.v share/fabulous/ff_map.v
mkdir -p share/fabulous
cp "./"/techlibs/fabulous/ram_regfile.txt share/fabulous/ram_regfile.txt
mkdir -p share/fabulous
cp "./"/techlibs/fabulous/regfile_map.v share/fabulous/regfile_map.v
mkdir -p share/fabulous
cp "./"/techlibs/fabulous/io_map.v share/fabulous/io_map.v
mkdir -p share/fabulous
cp "./"/techlibs/fabulous/arith_map.v share/fabulous/arith_map.v
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/reg_map.v share/gatemate/reg_map.v
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/mux_map.v share/gatemate/mux_map.v
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/lut_map.v share/gatemate/lut_map.v
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/mul_map.v share/gatemate/mul_map.v
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/arith_map.v share/gatemate/arith_map.v
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/cells_sim.v share/gatemate/cells_sim.v
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/cells_bb.v share/gatemate/cells_bb.v
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/brams_map.v share/gatemate/brams_map.v
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/brams.txt share/gatemate/brams.txt
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/brams_init_20.vh share/gatemate/brams_init_20.vh
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/brams_init_40.vh share/gatemate/brams_init_40.vh
mkdir -p share/gatemate
cp "./"/techlibs/gatemate/inv_map.v share/gatemate/inv_map.v
mkdir -p techlibs/gatemate
python3 techlibs/gatemate/make_lut_tree_lib.py
touch techlibs/gatemate/lut_tree_lib.mk
mkdir -p share/gowin
cp "./"/techlibs/gowin/cells_map.v share/gowin/cells_map.v
mkdir -p share/gowin
cp "./"/techlibs/gowin/cells_sim.v share/gowin/cells_sim.v
mkdir -p share/gowin
cp "./"/techlibs/gowin/cells_xtra.v share/gowin/cells_xtra.v
mkdir -p share/gowin
cp "./"/techlibs/gowin/arith_map.v share/gowin/arith_map.v
mkdir -p share/gowin
cp "./"/techlibs/gowin/brams_map.v share/gowin/brams_map.v
mkdir -p share/gowin
cp "./"/techlibs/gowin/brams.txt share/gowin/brams.txt
mkdir -p share/gowin
cp "./"/techlibs/gowin/lutrams_map.v share/gowin/lutrams_map.v
mkdir -p share/gowin
cp "./"/techlibs/gowin/lutrams.txt share/gowin/lutrams.txt
mkdir -p share/greenpak4
cp "./"/techlibs/greenpak4/cells_blackbox.v share/greenpak4/cells_blackbox.v
mkdir -p share/greenpak4
cp "./"/techlibs/greenpak4/cells_latch.v share/greenpak4/cells_latch.v
mkdir -p share/greenpak4
cp "./"/techlibs/greenpak4/cells_map.v share/greenpak4/cells_map.v
mkdir -p share/greenpak4
cp "./"/techlibs/greenpak4/cells_sim.v share/greenpak4/cells_sim.v
mkdir -p share/greenpak4
cp "./"/techlibs/greenpak4/cells_sim_ams.v share/greenpak4/cells_sim_ams.v
mkdir -p share/greenpak4
cp "./"/techlibs/greenpak4/cells_sim_digital.v share/greenpak4/cells_sim_digital.v
mkdir -p share/greenpak4
cp "./"/techlibs/greenpak4/cells_sim_wip.v share/greenpak4/cells_sim_wip.v
mkdir -p share/greenpak4
cp "./"/techlibs/greenpak4/gp_dff.lib share/greenpak4/gp_dff.lib
mkdir -p share/ice40
cp "./"/techlibs/ice40/arith_map.v share/ice40/arith_map.v
mkdir -p share/ice40
cp "./"/techlibs/ice40/cells_map.v share/ice40/cells_map.v
mkdir -p share/ice40
cp "./"/techlibs/ice40/ff_map.v share/ice40/ff_map.v
mkdir -p share/ice40
cp "./"/techlibs/ice40/cells_sim.v share/ice40/cells_sim.v
mkdir -p share/ice40
cp "./"/techlibs/ice40/latches_map.v share/ice40/latches_map.v
mkdir -p share/ice40
cp "./"/techlibs/ice40/brams.txt share/ice40/brams.txt
mkdir -p share/ice40
cp "./"/techlibs/ice40/brams_map.v share/ice40/brams_map.v
mkdir -p share/ice40
cp "./"/techlibs/ice40/spram.txt share/ice40/spram.txt
mkdir -p share/ice40
cp "./"/techlibs/ice40/spram_map.v share/ice40/spram_map.v
mkdir -p share/ice40
cp "./"/techlibs/ice40/dsp_map.v share/ice40/dsp_map.v
mkdir -p share/ice40
cp "./"/techlibs/ice40/abc9_model.v share/ice40/abc9_model.v
mkdir -p share/intel/common
cp "./"/techlibs/intel/common/m9k_bb.v share/intel/common/m9k_bb.v
mkdir -p share/intel/common
cp "./"/techlibs/intel/common/altpll_bb.v share/intel/common/altpll_bb.v
mkdir -p share/intel/common
cp "./"/techlibs/intel/common/brams_m9k.txt share/intel/common/brams_m9k.txt
mkdir -p share/intel/common
cp "./"/techlibs/intel/common/brams_map_m9k.v share/intel/common/brams_map_m9k.v
mkdir -p share/intel/common
cp "./"/techlibs/intel/common/ff_map.v share/intel/common/ff_map.v
mkdir -p share/intel/max10
cp "./"/techlibs/intel/max10/cells_sim.v share/intel/max10/cells_sim.v
mkdir -p share/intel/cyclone10lp
cp "./"/techlibs/intel/cyclone10lp/cells_sim.v share/intel/cyclone10lp/cells_sim.v
mkdir -p share/intel/cycloneiv
cp "./"/techlibs/intel/cycloneiv/cells_sim.v share/intel/cycloneiv/cells_sim.v
mkdir -p share/intel/cycloneive
cp "./"/techlibs/intel/cycloneive/cells_sim.v share/intel/cycloneive/cells_sim.v
mkdir -p share/intel/max10
cp "./"/techlibs/intel/max10/cells_map.v share/intel/max10/cells_map.v
mkdir -p share/intel/cyclone10lp
cp "./"/techlibs/intel/cyclone10lp/cells_map.v share/intel/cyclone10lp/cells_map.v
mkdir -p share/intel/cycloneiv
cp "./"/techlibs/intel/cycloneiv/cells_map.v share/intel/cycloneiv/cells_map.v
mkdir -p share/intel/cycloneive
cp "./"/techlibs/intel/cycloneive/cells_map.v share/intel/cycloneive/cells_map.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/abc9_map.v share/intel_alm/common/abc9_map.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/abc9_unmap.v share/intel_alm/common/abc9_unmap.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/abc9_model.v share/intel_alm/common/abc9_model.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/alm_map.v share/intel_alm/common/alm_map.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/alm_sim.v share/intel_alm/common/alm_sim.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/arith_alm_map.v share/intel_alm/common/arith_alm_map.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/dff_map.v share/intel_alm/common/dff_map.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/dff_sim.v share/intel_alm/common/dff_sim.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/dsp_sim.v share/intel_alm/common/dsp_sim.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/dsp_map.v share/intel_alm/common/dsp_map.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/mem_sim.v share/intel_alm/common/mem_sim.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/misc_sim.v share/intel_alm/common/misc_sim.v
mkdir -p share/intel_alm/cyclonev
cp "./"/techlibs/intel_alm/cyclonev/cells_sim.v share/intel_alm/cyclonev/cells_sim.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/bram_m10k.txt share/intel_alm/common/bram_m10k.txt
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/bram_m10k_map.v share/intel_alm/common/bram_m10k_map.v
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/lutram_mlab.txt share/intel_alm/common/lutram_mlab.txt
mkdir -p share/intel_alm/common
cp "./"/techlibs/intel_alm/common/megafunction_bb.v share/intel_alm/common/megafunction_bb.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_ff.vh share/lattice/cells_ff.vh
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_io.vh share/lattice/cells_io.vh
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_map.v share/lattice/cells_map.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/common_sim.vh share/lattice/common_sim.vh
mkdir -p share/lattice
cp "./"/techlibs/lattice/ccu2d_sim.vh share/lattice/ccu2d_sim.vh
mkdir -p share/lattice
cp "./"/techlibs/lattice/ccu2c_sim.vh share/lattice/ccu2c_sim.vh
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_sim_ecp5.v share/lattice/cells_sim_ecp5.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_sim_xo2.v share/lattice/cells_sim_xo2.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_sim_xo3.v share/lattice/cells_sim_xo3.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_sim_xo3d.v share/lattice/cells_sim_xo3d.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_bb_ecp5.v share/lattice/cells_bb_ecp5.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_bb_xo2.v share/lattice/cells_bb_xo2.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_bb_xo3.v share/lattice/cells_bb_xo3.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/cells_bb_xo3d.v share/lattice/cells_bb_xo3d.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/lutrams_map.v share/lattice/lutrams_map.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/lutrams.txt share/lattice/lutrams.txt
mkdir -p share/lattice
cp "./"/techlibs/lattice/brams_map_16kd.v share/lattice/brams_map_16kd.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/brams_16kd.txt share/lattice/brams_16kd.txt
mkdir -p share/lattice
cp "./"/techlibs/lattice/brams_map_8kc.v share/lattice/brams_map_8kc.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/brams_8kc.txt share/lattice/brams_8kc.txt
mkdir -p share/lattice
cp "./"/techlibs/lattice/arith_map_ccu2c.v share/lattice/arith_map_ccu2c.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/arith_map_ccu2d.v share/lattice/arith_map_ccu2d.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/latches_map.v share/lattice/latches_map.v
mkdir -p share/lattice
cp "./"/techlibs/lattice/dsp_map_18x18.v share/lattice/dsp_map_18x18.v
mkdir -p share/microchip
cp "./"/techlibs/microchip/arith_map.v share/microchip/arith_map.v
mkdir -p share/microchip
cp "./"/techlibs/microchip/cells_map.v share/microchip/cells_map.v
mkdir -p share/microchip
cp "./"/techlibs/microchip/cells_sim.v share/microchip/cells_sim.v
mkdir -p share/microchip
cp "./"/techlibs/microchip/polarfire_dsp_map.v share/microchip/polarfire_dsp_map.v
mkdir -p share/microchip
cp "./"/techlibs/microchip/brams_defs.vh share/microchip/brams_defs.vh
mkdir -p share/microchip
cp "./"/techlibs/microchip/LSRAM_map.v share/microchip/LSRAM_map.v
mkdir -p share/microchip
cp "./"/techlibs/microchip/LSRAM.txt share/microchip/LSRAM.txt
mkdir -p share/microchip
cp "./"/techlibs/microchip/uSRAM_map.v share/microchip/uSRAM_map.v
mkdir -p share/microchip
cp "./"/techlibs/microchip/uSRAM.txt share/microchip/uSRAM.txt
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/arith_map.v share/nanoxplore/arith_map.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/brams_init.vh share/nanoxplore/brams_init.vh
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/brams_map.v share/nanoxplore/brams_map.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/brams.txt share/nanoxplore/brams.txt
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_bb.v share/nanoxplore/cells_bb.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_bb_l.v share/nanoxplore/cells_bb_l.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_bb_m.v share/nanoxplore/cells_bb_m.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_bb_u.v share/nanoxplore/cells_bb_u.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_map.v share/nanoxplore/cells_map.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_sim.v share/nanoxplore/cells_sim.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_sim_l.v share/nanoxplore/cells_sim_l.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_sim_m.v share/nanoxplore/cells_sim_m.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_sim_u.v share/nanoxplore/cells_sim_u.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_wrap.v share/nanoxplore/cells_wrap.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_wrap_l.v share/nanoxplore/cells_wrap_l.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_wrap_m.v share/nanoxplore/cells_wrap_m.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/cells_wrap_u.v share/nanoxplore/cells_wrap_u.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/io_map.v share/nanoxplore/io_map.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/latches_map.v share/nanoxplore/latches_map.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/rf_init.vh share/nanoxplore/rf_init.vh
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/rf_rams_l.txt share/nanoxplore/rf_rams_l.txt
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/rf_rams_m.txt share/nanoxplore/rf_rams_m.txt
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/rf_rams_u.txt share/nanoxplore/rf_rams_u.txt
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/rf_rams_map_l.v share/nanoxplore/rf_rams_map_l.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/rf_rams_map_m.v share/nanoxplore/rf_rams_map_m.v
mkdir -p share/nanoxplore
cp "./"/techlibs/nanoxplore/rf_rams_map_u.v share/nanoxplore/rf_rams_map_u.v
mkdir -p share/nexus
cp "./"/techlibs/nexus/cells_map.v share/nexus/cells_map.v
mkdir -p share/nexus
cp "./"/techlibs/nexus/cells_sim.v share/nexus/cells_sim.v
mkdir -p share/nexus
cp "./"/techlibs/nexus/parse_init.vh share/nexus/parse_init.vh
mkdir -p share/nexus
cp "./"/techlibs/nexus/cells_xtra.v share/nexus/cells_xtra.v
mkdir -p share/nexus
cp "./"/techlibs/nexus/lutrams_map.v share/nexus/lutrams_map.v
mkdir -p share/nexus
cp "./"/techlibs/nexus/lutrams.txt share/nexus/lutrams.txt
mkdir -p share/nexus
cp "./"/techlibs/nexus/brams_map.v share/nexus/brams_map.v
mkdir -p share/nexus
cp "./"/techlibs/nexus/brams.txt share/nexus/brams.txt
mkdir -p share/nexus
cp "./"/techlibs/nexus/lrams_map.v share/nexus/lrams_map.v
mkdir -p share/nexus
cp "./"/techlibs/nexus/lrams.txt share/nexus/lrams.txt
mkdir -p share/nexus
cp "./"/techlibs/nexus/arith_map.v share/nexus/arith_map.v
mkdir -p share/nexus
cp "./"/techlibs/nexus/latches_map.v share/nexus/latches_map.v
mkdir -p share/nexus
cp "./"/techlibs/nexus/dsp_map.v share/nexus/dsp_map.v
mkdir -p share/quicklogic/common
cp "./"/techlibs/quicklogic/common/cells_sim.v share/quicklogic/common/cells_sim.v
mkdir -p share/quicklogic/pp3
cp "./"/techlibs/quicklogic/pp3/ffs_map.v share/quicklogic/pp3/ffs_map.v
mkdir -p share/quicklogic/pp3
cp "./"/techlibs/quicklogic/pp3/lut_map.v share/quicklogic/pp3/lut_map.v
mkdir -p share/quicklogic/pp3
cp "./"/techlibs/quicklogic/pp3/latches_map.v share/quicklogic/pp3/latches_map.v
mkdir -p share/quicklogic/pp3
cp "./"/techlibs/quicklogic/pp3/cells_map.v share/quicklogic/pp3/cells_map.v
mkdir -p share/quicklogic/pp3
cp "./"/techlibs/quicklogic/pp3/cells_sim.v share/quicklogic/pp3/cells_sim.v
mkdir -p share/quicklogic/pp3
cp "./"/techlibs/quicklogic/pp3/abc9_model.v share/quicklogic/pp3/abc9_model.v
mkdir -p share/quicklogic/pp3
cp "./"/techlibs/quicklogic/pp3/abc9_map.v share/quicklogic/pp3/abc9_map.v
mkdir -p share/quicklogic/pp3
cp "./"/techlibs/quicklogic/pp3/abc9_unmap.v share/quicklogic/pp3/abc9_unmap.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/arith_map.v share/quicklogic/qlf_k6n10f/arith_map.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/libmap_brams.txt share/quicklogic/qlf_k6n10f/libmap_brams.txt
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/libmap_brams_map.v share/quicklogic/qlf_k6n10f/libmap_brams_map.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/brams_map.v share/quicklogic/qlf_k6n10f/brams_map.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/brams_sim.v share/quicklogic/qlf_k6n10f/brams_sim.v
mkdir -p techlibs/quicklogic/qlf_k6n10f/ && python3 techlibs/quicklogic/qlf_k6n10f/generate_bram_types_sim.py techlibs/quicklogic/qlf_k6n10f/bram_types_sim.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/cells_sim.v share/quicklogic/qlf_k6n10f/cells_sim.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/ffs_map.v share/quicklogic/qlf_k6n10f/ffs_map.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/dsp_sim.v share/quicklogic/qlf_k6n10f/dsp_sim.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/dsp_map.v share/quicklogic/qlf_k6n10f/dsp_map.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/dsp_final_map.v share/quicklogic/qlf_k6n10f/dsp_final_map.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/TDP18K_FIFO.v share/quicklogic/qlf_k6n10f/TDP18K_FIFO.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/ufifo_ctl.v share/quicklogic/qlf_k6n10f/ufifo_ctl.v
mkdir -p share/quicklogic/qlf_k6n10f
cp "./"/techlibs/quicklogic/qlf_k6n10f/sram1024x18_mem.v share/quicklogic/qlf_k6n10f/sram1024x18_mem.v
mkdir -p techlibs/quicklogic/
g++ -o techlibs/quicklogic/ql_dsp_io_regs.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/quicklogic/ql_dsp_io_regs.cc
mkdir -p share/sf2
cp "./"/techlibs/sf2/arith_map.v share/sf2/arith_map.v
mkdir -p share/sf2
cp "./"/techlibs/sf2/cells_map.v share/sf2/cells_map.v
mkdir -p share/sf2
cp "./"/techlibs/sf2/cells_sim.v share/sf2/cells_sim.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/cells_map.v share/xilinx/cells_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/cells_sim.v share/xilinx/cells_sim.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/cells_xtra.v share/xilinx/cells_xtra.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/lutrams_xcv.txt share/xilinx/lutrams_xcv.txt
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/lutrams_xcv_map.v share/xilinx/lutrams_xcv_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/lutrams_xc5v.txt share/xilinx/lutrams_xc5v.txt
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/lutrams_xcu.txt share/xilinx/lutrams_xcu.txt
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/lutrams_xc5v_map.v share/xilinx/lutrams_xc5v_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xcv.txt share/xilinx/brams_xcv.txt
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xcv_map.v share/xilinx/brams_xcv_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_defs.vh share/xilinx/brams_defs.vh
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xc2v.txt share/xilinx/brams_xc2v.txt
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xc2v_map.v share/xilinx/brams_xc2v_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xc3sda.txt share/xilinx/brams_xc3sda.txt
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xc3sda_map.v share/xilinx/brams_xc3sda_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xc4v.txt share/xilinx/brams_xc4v.txt
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xc4v_map.v share/xilinx/brams_xc4v_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xc5v_map.v share/xilinx/brams_xc5v_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xc6v_map.v share/xilinx/brams_xc6v_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/brams_xcu_map.v share/xilinx/brams_xcu_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/urams.txt share/xilinx/urams.txt
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/urams_map.v share/xilinx/urams_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/arith_map.v share/xilinx/arith_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/ff_map.v share/xilinx/ff_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/lut_map.v share/xilinx/lut_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/mux_map.v share/xilinx/mux_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/xc3s_mult_map.v share/xilinx/xc3s_mult_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/xc3sda_dsp_map.v share/xilinx/xc3sda_dsp_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/xc6s_dsp_map.v share/xilinx/xc6s_dsp_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/xc4v_dsp_map.v share/xilinx/xc4v_dsp_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/xc5v_dsp_map.v share/xilinx/xc5v_dsp_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/xc7_dsp_map.v share/xilinx/xc7_dsp_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/xcu_dsp_map.v share/xilinx/xcu_dsp_map.v
mkdir -p share/xilinx
cp "./"/techlibs/xilinx/abc9_model.v share/xilinx/abc9_model.v
mkdir -p kernel/
g++ -o kernel/version_f20f913223c42fce6ecc4382b281cf67952e0a72.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/version_f20f913223c42fce6ecc4382b281cf67952e0a72.cc
mkdir -p techlibs/sf2/
g++ -o techlibs/sf2/synth_sf2.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/sf2/synth_sf2.cc
mkdir -p techlibs/quicklogic/
g++ -o techlibs/quicklogic/ql_bram_merge.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/quicklogic/ql_bram_merge.cc
mkdir -p passes/techmap/
g++ -o passes/techmap/filterlib.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/techmap/filterlib.cc
mkdir -p frontends/verilog/
flex -o frontends/verilog/verilog_lexer.cc frontends/verilog/verilog_lexer.l
mkdir -p techlibs/quicklogic/
g++ -o techlibs/quicklogic/ql_dsp_simd.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/quicklogic/ql_dsp_simd.cc
In file included from techlibs/quicklogic/ql_dsp_simd.cc:19:
techlibs/quicklogic/ql_dsp_simd.cc: In member function ‘virtual void {anonymous}::QlDspSimdPass::execute(std::vector<std::__cxx11::basic_string<char> >, Yosys::RTLIL::Design*)’:
techlibs/quicklogic/ql_dsp_simd.cc:213:69: warning: comparison of integer expressions of different signedness: ‘int’ and ‘const size_t’ {aka ‘const long unsigned int’} [-Wsign-compare]
  213 |                                         log_assert(mode_bits.size() == m_ModeBitsSize);
      |                                                    ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~
./kernel/log.h:226:78: note: in definition of macro ‘log_assert’
  226 | #  define log_assert(_assert_expr_) YOSYS_NAMESPACE_PREFIX log_assert_worker(_assert_expr_, #_assert_expr_, __FILE__, __LINE__)
      |                                                                              ^~~~~~~~~~~~~
mkdir -p frontends/rtlil/
g++ -o frontends/rtlil/rtlil_lexer.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/rtlil/rtlil_lexer.cc
mkdir -p techlibs/xilinx/
g++ -o techlibs/xilinx/synth_xilinx.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/xilinx/synth_xilinx.cc
mkdir -p techlibs/xilinx/
g++ -o techlibs/xilinx/xilinx_dffopt.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/xilinx/xilinx_dffopt.cc
mkdir -p frontends/rtlil/
g++ -o frontends/rtlil/rtlil_parser.tab.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/rtlil/rtlil_parser.tab.cc
mkdir -p passes/pmgen/
g++ -o passes/pmgen/ice40_wrapcarry.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/pmgen/ice40_wrapcarry.cc
mkdir -p share/gatemate
cp techlibs/gatemate/lut_tree_cells.genlib share/gatemate/lut_tree_cells.genlib
mkdir -p share/gatemate
cp techlibs/gatemate/lut_tree_map.v share/gatemate/lut_tree_map.v
mkdir -p share/quicklogic/qlf_k6n10f
cp techlibs/quicklogic/qlf_k6n10f/bram_types_sim.v share/quicklogic/qlf_k6n10f/bram_types_sim.v
mkdir -p ./
g++ -o yosys-filterlib -rdynamic passes/techmap/filterlib.o  -lstdc++ -lm -lrt -lreadline -L/usr/lib64/../lib64 -lffi -ldl -lz -ltcl8.6 -ltclstub8.6
mkdir -p techlibs/quicklogic/
g++ -o techlibs/quicklogic/ql_dsp_macc.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER techlibs/quicklogic/ql_dsp_macc.cc
mkdir -p passes/pmgen/
g++ -o passes/pmgen/microchip_dsp.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/pmgen/microchip_dsp.cc
mkdir -p frontends/verilog/
g++ -o frontends/verilog/verilog_lexer.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER frontends/verilog/verilog_lexer.cc
mkdir -p frontends/verilog/
g++ -o frontends/verilog/verilog_parser.tab.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER -DYYMAXDEPTH=10000000 frontends/verilog/verilog_parser.tab.cc
mkdir -p passes/pmgen/
g++ -o passes/pmgen/test_pmgen.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/pmgen/test_pmgen.cc
mkdir -p kernel/
g++ -o kernel/register.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER kernel/register.cc
mkdir -p passes/pmgen/
g++ -o passes/pmgen/xilinx_dsp.o -c  -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection  -Wall -Wextra -ggdb -I. -I"./" -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE  -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER passes/pmgen/xilinx_dsp.cc
g++ -o yosys  -rdynamic kernel/version_f20f913223c42fce6ecc4382b281cf67952e0a72.o kernel/driver.o kernel/register.o kernel/rtlil.o kernel/log.o kernel/calc.o kernel/yosys.o kernel/binding.o kernel/cellaigs.o kernel/celledges.o kernel/cost.o kernel/satgen.o kernel/scopeinfo.o kernel/qcsat.o kernel/mem.o kernel/ffmerge.o kernel/ff.o kernel/yw.o kernel/json.o kernel/fmt.o kernel/sexpr.o kernel/drivertools.o kernel/functional.o kernel/fstdata.o libs/bigint/BigIntegerAlgorithms.o libs/bigint/BigInteger.o libs/bigint/BigIntegerUtils.o libs/bigint/BigUnsigned.o libs/bigint/BigUnsignedInABase.o libs/sha1/sha1.o libs/json11/json11.o libs/ezsat/ezsat.o libs/ezsat/ezminisat.o libs/minisat/Options.o libs/minisat/SimpSolver.o libs/minisat/Solver.o libs/minisat/System.o libs/fst/fstapi.o libs/fst/fastlz.o libs/fst/lz4.o libs/subcircuit/subcircuit.o frontends/aiger/aigerparse.o frontends/aiger2/xaiger.o frontends/ast/ast.o frontends/ast/simplify.o frontends/ast/genrtlil.o frontends/ast/dpicall.o frontends/ast/ast_binding.o frontends/blif/blifparse.o frontends/json/jsonparse.o frontends/liberty/liberty.o frontends/rpc/rpc_frontend.o frontends/rtlil/rtlil_parser.tab.o frontends/rtlil/rtlil_lexer.o frontends/rtlil/rtlil_frontend.o frontends/verific/verific.o frontends/verilog/verilog_parser.tab.o frontends/verilog/verilog_lexer.o frontends/verilog/preproc.o frontends/verilog/verilog_frontend.o frontends/verilog/const2ast.o passes/cmds/exec.o passes/cmds/add.o passes/cmds/delete.o passes/cmds/design.o passes/cmds/select.o passes/cmds/show.o passes/cmds/viz.o passes/cmds/rename.o passes/cmds/autoname.o passes/cmds/connect.o passes/cmds/scatter.o passes/cmds/setundef.o passes/cmds/splitnets.o passes/cmds/splitcells.o passes/cmds/stat.o passes/cmds/internal_stats.o passes/cmds/setattr.o passes/cmds/copy.o passes/cmds/splice.o passes/cmds/scc.o passes/cmds/glift.o passes/cmds/torder.o passes/cmds/logcmd.o passes/cmds/tee.o passes/cmds/write_file.o passes/cmds/connwrappers.o passes/cmds/cover.o passes/cmds/trace.o passes/cmds/plugin.o passes/cmds/check.o passes/cmds/edgetypes.o passes/cmds/portlist.o passes/cmds/chformal.o passes/cmds/chtype.o passes/cmds/blackbox.o passes/cmds/ltp.o passes/cmds/bugpoint.o passes/cmds/scratchpad.o passes/cmds/logger.o passes/cmds/printattrs.o passes/cmds/sta.o passes/cmds/clean_zerowidth.o passes/cmds/xprop.o passes/cmds/dft_tag.o passes/cmds/future.o passes/cmds/box_derive.o passes/cmds/example_dt.o passes/equiv/equiv_make.o passes/equiv/equiv_miter.o passes/equiv/equiv_simple.o passes/equiv/equiv_status.o passes/equiv/equiv_add.o passes/equiv/equiv_remove.o passes/equiv/equiv_induct.o passes/equiv/equiv_struct.o passes/equiv/equiv_purge.o passes/equiv/equiv_mark.o passes/equiv/equiv_opt.o passes/fsm/fsm.o passes/fsm/fsm_detect.o passes/fsm/fsm_extract.o passes/fsm/fsm_opt.o passes/fsm/fsm_expand.o passes/fsm/fsm_recode.o passes/fsm/fsm_info.o passes/fsm/fsm_export.o passes/fsm/fsm_map.o passes/hierarchy/hierarchy.o passes/hierarchy/uniquify.o passes/hierarchy/submod.o passes/hierarchy/keep_hierarchy.o passes/memory/memory.o passes/memory/memory_dff.o passes/memory/memory_share.o passes/memory/memory_collect.o passes/memory/memory_unpack.o passes/memory/memory_bram.o passes/memory/memory_map.o passes/memory/memory_memx.o passes/memory/memory_nordff.o passes/memory/memory_narrow.o passes/memory/memory_libmap.o passes/memory/memory_bmux2rom.o passes/memory/memlib.o passes/opt/opt.o passes/opt/opt_merge.o passes/opt/opt_mem.o passes/opt/opt_mem_feedback.o passes/opt/opt_mem_priority.o passes/opt/opt_mem_widen.o passes/opt/opt_muxtree.o passes/opt/opt_reduce.o passes/opt/opt_dff.o passes/opt/opt_share.o passes/opt/opt_clean.o passes/opt/opt_expr.o passes/opt/share.o passes/opt/wreduce.o passes/opt/opt_demorgan.o passes/opt/rmports.o passes/opt/opt_lut.o passes/opt/opt_lut_ins.o passes/opt/opt_ffinv.o passes/opt/pmux2shiftx.o passes/opt/muxpack.o passes/pmgen/test_pmgen.o passes/pmgen/ice40_dsp.o passes/pmgen/ice40_wrapcarry.o passes/pmgen/xilinx_dsp.o passes/pmgen/microchip_dsp.o passes/pmgen/peepopt.o passes/pmgen/xilinx_srl.o passes/proc/proc.o passes/proc/proc_prune.o passes/proc/proc_clean.o passes/proc/proc_rmdead.o passes/proc/proc_init.o passes/proc/proc_arst.o passes/proc/proc_rom.o passes/proc/proc_mux.o passes/proc/proc_dlatch.o passes/proc/proc_dff.o passes/proc/proc_memwr.o passes/sat/sat.o passes/sat/freduce.o passes/sat/eval.o passes/sat/sim.o passes/sat/miter.o passes/sat/expose.o passes/sat/assertpmux.o passes/sat/clk2fflogic.o passes/sat/async2sync.o passes/sat/formalff.o passes/sat/supercover.o passes/sat/fmcombine.o passes/sat/mutate.o passes/sat/cutpoint.o passes/sat/fminit.o passes/sat/recover_names.o passes/sat/qbfsat.o passes/sat/synthprop.o passes/techmap/flatten.o passes/techmap/techmap.o passes/techmap/simplemap.o passes/techmap/dfflibmap.o passes/techmap/maccmap.o passes/techmap/booth.o passes/techmap/libparse.o passes/techmap/abc.o passes/techmap/abc9.o passes/techmap/abc9_exe.o passes/techmap/abc9_ops.o passes/techmap/abc_new.o passes/techmap/iopadmap.o passes/techmap/clkbufmap.o passes/techmap/hilomap.o passes/techmap/extract.o passes/techmap/extract_fa.o passes/techmap/extract_counter.o passes/techmap/extract_reduce.o passes/techmap/alumacc.o passes/techmap/dffinit.o passes/techmap/pmuxtree.o passes/techmap/bmuxmap.o passes/techmap/demuxmap.o passes/techmap/bwmuxmap.o passes/techmap/muxcover.o passes/techmap/aigmap.o passes/techmap/tribuf.o passes/techmap/lut2mux.o passes/techmap/nlutmap.o passes/techmap/shregmap.o passes/techmap/deminout.o passes/techmap/insbuf.o passes/techmap/bufnorm.o passes/techmap/attrmvcp.o passes/techmap/attrmap.o passes/techmap/zinit.o passes/techmap/dfflegalize.o passes/techmap/dffunmap.o passes/techmap/flowmap.o passes/techmap/extractinv.o passes/techmap/cellmatch.o passes/techmap/clockgate.o passes/tests/test_autotb.o passes/tests/test_cell.o passes/tests/test_abcloop.o backends/aiger/aiger.o backends/aiger/xaiger.o backends/aiger2/aiger.o backends/blif/blif.o backends/btor/btor.o backends/cxxrtl/cxxrtl_backend.o backends/edif/edif.o backends/firrtl/firrtl.o backends/functional/cxx.o backends/functional/smtlib.o backends/functional/smtlib_rosette.o backends/functional/test_generic.o backends/intersynth/intersynth.o backends/jny/jny.o backends/json/json.o backends/rtlil/rtlil_backend.o backends/simplec/simplec.o backends/smt2/smt2.o backends/smv/smv.o backends/spice/spice.o backends/table/table.o backends/verilog/verilog_backend.o techlibs/achronix/synth_achronix.o techlibs/anlogic/synth_anlogic.o techlibs/anlogic/anlogic_eqn.o techlibs/anlogic/anlogic_fixcarry.o techlibs/common/synth.o techlibs/common/prep.o techlibs/coolrunner2/synth_coolrunner2.o techlibs/coolrunner2/coolrunner2_sop.o techlibs/coolrunner2/coolrunner2_fixup.o techlibs/easic/synth_easic.o techlibs/ecp5/synth_ecp5.o techlibs/efinix/synth_efinix.o techlibs/efinix/efinix_fixcarry.o techlibs/fabulous/synth_fabulous.o techlibs/gatemate/synth_gatemate.o techlibs/gatemate/gatemate_foldinv.o techlibs/gowin/synth_gowin.o techlibs/greenpak4/synth_greenpak4.o techlibs/greenpak4/greenpak4_dffinv.o techlibs/ice40/synth_ice40.o techlibs/ice40/ice40_braminit.o techlibs/ice40/ice40_opt.o techlibs/intel/synth_intel.o techlibs/intel_alm/synth_intel_alm.o techlibs/lattice/synth_lattice.o techlibs/lattice/lattice_gsr.o techlibs/microchip/synth_microchip.o techlibs/microchip/microchip_dffopt.o techlibs/nanoxplore/synth_nanoxplore.o techlibs/nanoxplore/nx_carry.o techlibs/nexus/synth_nexus.o techlibs/quicklogic/synth_quicklogic.o techlibs/quicklogic/ql_bram_merge.o techlibs/quicklogic/ql_bram_types.o techlibs/quicklogic/ql_dsp_simd.o techlibs/quicklogic/ql_dsp_io_regs.o techlibs/quicklogic/ql_dsp_macc.o techlibs/sf2/synth_sf2.o techlibs/xilinx/synth_xilinx.o techlibs/xilinx/xilinx_dffopt.o  -lstdc++ -lm -lrt -lreadline -L/usr/lib64/../lib64 -lffi -ldl -lz -ltcl8.6 -ltclstub8.6 
frontends/rtlil/rtlil_parser.tab.cc:492:7: warning: type ‘union yyalloc’ violates the C++ One Definition Rule [-Wodr]
  492 | union yyalloc
      |       ^
frontends/verilog/verilog_parser.tab.cc:1164:7: note: a different type is defined in another translation unit
 1164 | union yyalloc
      |       ^
frontends/rtlil/rtlil_parser.tab.cc:494:14: note: the first difference of corresponding definitions is field ‘yyss_alloc’
  494 |   yy_state_t yyss_alloc;
      |              ^
frontends/verilog/verilog_parser.tab.cc:1166:14: note: a field of same name but different type is defined in another translation unit
 1166 |   yy_state_t yyss_alloc;
      |              ^
frontends/rtlil/rtlil_parser.tab.cc:126: warning: type ‘yysymbol_kind_t’ violates the C++ One Definition Rule [-Wodr]
  126 | enum yysymbol_kind_t
frontends/verilog/verilog_parser.tab.cc:431: note: an enum with different value name is defined in another translation unit
  431 | enum yysymbol_kind_t
frontends/rtlil/rtlil_parser.tab.cc:132: note: name ‘YYSYMBOL_TOK_ID’ differs from name ‘YYSYMBOL_TOK_STRING’ defined in another translation unit
  132 |   YYSYMBOL_TOK_ID = 3,                     /* TOK_ID  */
frontends/verilog/verilog_parser.tab.cc:437: note: mismatching definition
  437 |   YYSYMBOL_TOK_STRING = 3,                 /* TOK_STRING  */
  Build successful.
+ make ABCEXTERNAL=/usr/bin/abc DOC_TARGET=latexpdf docs
[Makefile.conf] CONFIG := gcc
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `help -write-rst-command-reference-manual' --
    abc [options] [selection]
This pass uses the ABC tool [1] for technology mapping of yosys's internal gate
library to a target architecture.
    -exe <command>
        use the specified command instead of "/usr/bin/abc" to execute ABC.
        This can e.g. be used to call a specific version of ABC or a wrapper.
    -script <file>
        use the specified ABC script file instead of the default script.
        if <file> starts with a plus sign (+), then the rest of the filename
        string is interpreted as the command string to be passed to ABC. The
        leading plus sign is removed and all commas (,) in the string are
        replaced with blanks before the string is passed to ABC.
        if no -script parameter is given, the following scripts are used:
        for -liberty/-genlib without -constr:
          strash; &get -n; &fraig -x; &put; scorr; dc2; dretime; strash;
               &get -n; &dch -f; &nf {D}; &put
        for -liberty/-genlib with -constr:
          strash; &get -n; &fraig -x; &put; scorr; dc2; dretime; strash;
               &get -n; &dch -f; &nf {D}; &put; buffer; upsize {D};
               dnsize {D}; stime -p
        for -lut/-luts (only one LUT size):
          strash; &get -n; &fraig -x; &put; scorr; dc2; dretime; strash;
               dch -f; if; mfs2; lutpack {S}
        for -lut/-luts (different LUT sizes):
          strash; &get -n; &fraig -x; &put; scorr; dc2; dretime; strash;
               dch -f; if; mfs2
        for -sop:
          strash; &get -n; &fraig -x; &put; scorr; dc2; dretime; strash;
               dch -f; cover {I} {P}
        otherwise:
          strash; &get -n; &fraig -x; &put; scorr; dc2; dretime; strash;
               &get -n; &dch -f; &nf {D}; &put
    -fast
        use different default scripts that are slightly faster (at the cost
        of output quality):
        for -liberty/-genlib without -constr:
          strash; dretime; map {D}
        for -liberty/-genlib with -constr:
          strash; dretime; map {D}; buffer; upsize {D}; dnsize {D};
               stime -p
        for -lut/-luts:
          strash; dretime; if
        for -sop:
          strash; dretime; cover {I} {P}
        otherwise:
          strash; dretime; map
    -liberty <file>
        generate netlists for the specified cell library (using the liberty
        file format).
    -dont_use <cell_name>
        generate netlists for the specified cell library (using the liberty
        file format).
    -genlib <file>
        generate netlists for the specified cell library (using the SIS Genlib
        file format).
    -constr <file>
        pass this file with timing constraints to ABC.
        use with -liberty/-genlib.
        a constr file contains two lines:
            set_driving_cell <cell_name>
            set_load <floating_point_number>
        the set_driving_cell statement defines which cell type is assumed to
        drive the primary inputs and the set_load statement sets the load in
        femtofarads for each primary output.
    -D <picoseconds>
        set delay target. the string {D} in the default scripts above is
        replaced by this option when used, and an empty string otherwise.
        this also replaces 'dretime' with 'dretime; retime -o {D}' in the
        default scripts above.
    -I <num>
        maximum number of SOP inputs.
        (replaces {I} in the default scripts above)
    -P <num>
        maximum number of SOP products.
        (replaces {P} in the default scripts above)
    -S <num>
        maximum number of LUT inputs shared.
        (replaces {S} in the default scripts above, default: -S 1)
    -lut <width>
        generate netlist using luts of (max) the specified width.
    -lut <w1>:<w2>
        generate netlist using luts of (max) the specified width <w2>. All
        luts with width <= <w1> have constant cost. for luts larger than <w1>
        the area cost doubles with each additional input bit. the delay cost
        is still constant for all lut widths.
    -luts <cost1>,<cost2>,<cost3>,<sizeN>:<cost4-N>,..
        generate netlist using luts. Use the specified costs for luts with 1,
        2, 3, .. inputs.
    -sop
        map to sum-of-product cells and inverters
    -g type1,type2,...
        Map to the specified list of gate types. Supported gates types are:
           AND, NAND, OR, NOR, XOR, XNOR, ANDNOT, ORNOT, MUX,
           NMUX, AOI3, OAI3, AOI4, OAI4.
        (The NOT gate is always added to this list automatically.)
        The following aliases can be used to reference common sets of gate
        types:
          simple: AND OR XOR MUX
          cmos2:  NAND NOR
          cmos3:  NAND NOR AOI3 OAI3
          cmos4:  NAND NOR AOI3 OAI3 AOI4 OAI4
          cmos:   NAND NOR AOI3 OAI3 AOI4 OAI4 NMUX MUX XOR XNOR
          gates:  AND NAND OR NOR XOR XNOR ANDNOT ORNOT
          aig:    AND NAND OR NOR ANDNOT ORNOT
        The alias 'all' represent the full set of all gate types.
        Prefix a gate type with a '-' to remove it from the list. For example
        the arguments 'AND,OR,XOR' and 'simple,-MUX' are equivalent.
        The default is 'all,-NMUX,-AOI3,-OAI3,-AOI4,-OAI4'.
    -dff
        also pass $_DFF_?_ and $_DFFE_??_ cells through ABC. modules with many
        clock domains are automatically partitioned in clock domains and each
        domain is passed through ABC independently.
    -clk [!]<clock-signal-name>[,[!]<enable-signal-name>]
        use only the specified clock domain. this is like -dff, but only FF
        cells that belong to the specified clock domain are used.
    -keepff
        set the "keep" attribute on flip-flop output wires. (and thus preserve
        them, for example for equivalence checking.)
    -nocleanup
        when this option is used, the temporary files created by this pass
        are not removed. this is useful for debugging.
    -showtmp
        print the temp dir name in log. usually this is suppressed so that the
        command output is identical across runs.
    -markgroups
        set a 'abcgroup' attribute on all objects created by ABC. The value of
        this attribute is a unique integer for each ABC process started. This
        is useful for debugging the partitioning of clock domains.
    -dress
        run the 'dress' command after all other ABC commands. This aims to
        preserve naming by an equivalence check between the original and
        post-ABC netlists (experimental).
When no target cell library is specified the Yosys standard cell library is
loaded into ABC before the ABC script is executed.
Note that this is a logic optimization pass within Yosys that is calling ABC
internally. This is not going to "run ABC on your design". It will instead run
ABC on logic snippets extracted from your design. You will not get any useful
output when passing an ABC script that writes a file. Instead write your full
design as BLIF file with write_blif and then load that into ABC externally if
you want to use ABC to convert your design into another format.
[1] http://www.eecs.berkeley.edu/~alanmi/abc/
    abc9 [options] [selection]
This script pass performs a sequence of commands to facilitate the use of the
ABC tool [1] for technology mapping of the current design to a target FPGA
architecture. Only fully-selected modules are supported.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -exe <command>
        use the specified command instead of "/usr/bin/abc" to execute ABC.
        This can e.g. be used to call a specific version of ABC or a wrapper.
    -script <file>
        use the specified ABC script file instead of the default script.
        if <file> starts with a plus sign (+), then the rest of the filename
        string is interpreted as the command string to be passed to ABC. The
        leading plus sign is removed and all commas (,) in the string are
        replaced with blanks before the string is passed to ABC.
        if no -script parameter is given, the following scripts are used:
          &scorr; &sweep; &dc2; &dch -f; &ps; &if {C} {W} {D} {R} -v; &mfs
    -fast
        use different default scripts that are slightly faster (at the cost
        of output quality):
          &if {C} {W} {D} {R} -v
    -D <picoseconds>
        set delay target. the string {D} in the default scripts above is
        replaced by this option when used, and an empty string otherwise
        (indicating best possible delay).
    -lut <width>
        generate netlist using luts of (max) the specified width.
    -lut <w1>:<w2>
        generate netlist using luts of (max) the specified width <w2>. All
        luts with width <= <w1> have constant cost. for luts larger than <w1>
        the area cost doubles with each additional input bit. the delay cost
        is still constant for all lut widths.
    -lut <file>
        pass this file with lut library to ABC.
    -luts <cost1>,<cost2>,<cost3>,<sizeN>:<cost4-N>,..
        generate netlist using luts. Use the specified costs for luts with 1,
        2, 3, .. inputs.
    -maxlut <width>
        when auto-generating the lut library, discard all luts equal to or
        greater than this size (applicable when neither -lut nor -luts is
        specified).
    -dff
        also pass $_DFF_[NP]_ cells through to ABC. modules with many clock
        domains are supported and automatically partitioned by ABC.
    -nocleanup
        when this option is used, the temporary files created by this pass
        are not removed. this is useful for debugging.
    -showtmp
        print the temp dir name in log. usually this is suppressed so that the
        command output is identical across runs.
    -box <file>
        pass this file with box library to ABC.
Note that this is a logic optimization pass within Yosys that is calling ABC
internally. This is not going to "run ABC on your design". It will instead run
ABC on logic snippets extracted from your design. You will not get any useful
output when passing an ABC script that writes a file. Instead write your full
design as an XAIGER file with `write_xaiger' and then load that into ABC
externally if you want to use ABC to convert your design into another format.
[1] http://www.eecs.berkeley.edu/~alanmi/abc/
    check:
        abc9_ops -check [-dff]    (option if -dff)
    map:
        abc9_ops -prep_hier [-dff]    (option if -dff)
        scc -specify -set_attr abc9_scc_id {}
        abc9_ops -prep_bypass [-prep_dff]    (option if -dff)
        design -stash $abc9
        design -load $abc9_map
        proc
        wbflip
        techmap -wb -map %$abc9 -map +/techmap.v A:abc9_flop
        opt -nodffe -nosdff
        abc9_ops -prep_dff_submod                                                     (only if -dff)
        setattr -set submod "$abc9_flop" t:$_DFF_?_ %ci* %co* t:$_DFF_?_ %d           (only if -dff)
        submod                                                                        (only if -dff)
        setattr -mod -set whitebox 1 -set abc9_flop 1 -set abc9_box 1 *_$abc9_flop    (only if -dff)
        foreach module in design
            rename <module-name>_$abc9_flop _TECHMAP_REPLACE_                         (only if -dff)
        abc9_ops -prep_dff_unmap                                                      (only if -dff)
        design -copy-to $abc9 =*_$abc9_flop                                           (only if -dff)
        delete =*_$abc9_flop                                                          (only if -dff)
        design -stash $abc9_map
        design -load $abc9
        design -delete $abc9
        techmap -wb -max_iter 1 -map %$abc9_map -map +/abc9_map.v [-D DFF]    (option if -dff)
        design -delete $abc9_map
    pre:
        read_verilog -icells -lib -specify +/abc9_model.v
        abc9_ops -break_scc -prep_delays -prep_xaiger [-dff]    (option for -dff)
        abc9_ops -prep_lut <maxlut>    (skip if -lut or -luts)
        abc9_ops -prep_box    (skip if -box)
        design -stash $abc9
        design -load $abc9_holes
        techmap -wb -map %$abc9 -map +/techmap.v
        opt -purge
        aigmap
        design -stash $abc9_holes
        design -load $abc9
        design -delete $abc9
    exe:
        aigmap
        foreach module in selection
            abc9_ops -write_lut <abc-temp-dir>/input.lut    (skip if '-lut' or '-luts')
            abc9_ops -write_box <abc-temp-dir>/input.box    (skip if '-box')
            write_xaiger -map <abc-temp-dir>/input.sym [-dff] <abc-temp-dir>/input.xaig
            abc9_exe [options] -cwd <abc-temp-dir> -lut [<abc-temp-dir>/input.lut] -box [<abc-temp-dir>/input.box]
            read_aiger -xaiger -wideports -module_name <module-name>$abc9 -map <abc-temp-dir>/input.sym <abc-temp-dir>/output.aig
            abc9_ops -reintegrate [-dff]
    unmap:
        techmap -wb -map %$abc9_unmap -map +/abc9_unmap.v
        design -delete $abc9_unmap
        design -delete $abc9_holes
        delete =*_$abc9_byp
        setattr -mod -unset abc9_box_id
    abc9_exe [options]
 
This pass uses the ABC tool [1] for technology mapping of the top module
(according to the (* top *) attribute or if only one module is currently
selected) to a target FPGA architecture.
    -exe <command>
        use the specified command instead of "/usr/bin/abc" to execute ABC.
        This can e.g. be used to call a specific version of ABC or a wrapper.
    -script <file>
        use the specified ABC script file instead of the default script.
        if <file> starts with a plus sign (+), then the rest of the filename
        string is interpreted as the command string to be passed to ABC. The
        leading plus sign is removed and all commas (,) in the string are
        replaced with blanks before the string is passed to ABC.
        if no -script parameter is given, the following scripts are used:
          &scorr; &sweep; &dc2; &dch -f; &ps; &if {C} {W} {D} {R} -v; &mfs
    -fast
        use different default scripts that are slightly faster (at the cost
        of output quality):
          &if {C} {W} {D} {R} -v
    -constr <file>
        pass this file with timing constraints to ABC.
        use with -liberty.
        a constr file contains two lines:
            set_driving_cell <cell_name>
            set_load <floating_point_number>
        the set_driving_cell statement defines which cell type is assumed to
        drive the primary inputs and the set_load statement sets the load in
        femtofarads for each primary output.
    -liberty <file>
        read the given Liberty file as a description of the target cell library.
        this option can be used multiple times.
    -dont_use <cell_name>
        avoid usage of the technology cell <cell_name> when mapping the design.
        this option can be used multiple times.
    -D <picoseconds>
        set delay target. the string {D} in the default scripts above is
        replaced by this option when used, and an empty string otherwise
        (indicating best possible delay).
    -lut <width>
        generate netlist using luts of (max) the specified width.
    -lut <w1>:<w2>
        generate netlist using luts of (max) the specified width <w2>. All
        luts with width <= <w1> have constant cost. for luts larger than <w1>
        the area cost doubles with each additional input bit. the delay cost
        is still constant for all lut widths.
    -lut <file>
        pass this file with lut library to ABC.
    -luts <cost1>,<cost2>,<cost3>,<sizeN>:<cost4-N>,..
        generate netlist using luts. Use the specified costs for luts with 1,
        2, 3, .. inputs.
    -showtmp
        print the temp dir name in log. usually this is suppressed so that the
        command output is identical across runs.
    -box <file>
        pass this file with box library to ABC.
    -cwd <dir>
        use this as the current working directory, inside which the 'input.xaig'
        file is expected. temporary files will be created in this directory, and
        the mapped result will be written to 'output.aig'.
Note that this is a logic optimization pass within Yosys that is calling ABC
internally. This is not going to "run ABC on your design". It will instead run
ABC on logic snippets extracted from your design. You will not get any useful
output when passing an ABC script that writes a file. Instead write your full
design as BLIF file with write_blif and then load that into ABC externally if
you want to use ABC to convert your design into another format.
[1] http://www.eecs.berkeley.edu/~alanmi/abc/
    abc9_ops [options] [selection]
This pass contains a set of supporting operations for use during ABC technology
mapping, and is expected to be called in conjunction with other operations from
the `abc9' script pass. Only fully-selected modules are supported.
    -check
        check that the design is valid, e.g. (* abc9_box_id *) values are
        unique, (* abc9_carry *) is only given for one input/output port, etc.
    -prep_hier
        derive all used (* abc9_box *) or (* abc9_flop *) (if -dff option)
        whitebox modules. with (* abc9_flop *) modules, only those containing
        $dff/$_DFF_[NP]_ cells with zero initial state -- due to an ABC
        limitation -- will be derived.
    -prep_bypass
        create techmap rules in the '$abc9_map' and '$abc9_unmap' designs for
        bypassing sequential (* abc9_box *) modules using a combinatorial box
        (named *_$abc9_byp). bypassing is necessary if sequential elements (e.g.
        $dff, $mem, etc.) are discovered inside so that any combinatorial paths
        will be correctly captured. this bypass box will only contain ports that
        are referenced by a simple path declaration ($specify2 cell) inside a
        specify block.
    -prep_dff
        select all (* abc9_flop *) modules instantiated in the design and store
        in the named selection '$abc9_flops'.
    -prep_dff_submod
        within (* abc9_flop *) modules, rewrite all edge-sensitive path
        declarations and $setup() timing checks ($specify3 and $specrule cells)
        that share a 'DST' port with the $_DFF_[NP]_.Q port from this 'Q' port
        to the DFF's 'D' port. this is to prepare such specify cells to be moved
        into the flop box.
    -prep_dff_unmap
        populate the '$abc9_unmap' design with techmap rules for mapping
        *_$abc9_flop cells back into their derived cell types (where the rules
        created by -prep_hier will then map back to the original cell with
        parameters).
    -prep_delays
        insert `$__ABC9_DELAY' blackbox cells into the design to account for
        certain required times.
    -break_scc
        for an arbitrarily chosen cell in each unique SCC of each selected
        module (tagged with an (* abc9_scc_id = <int> *) attribute) interrupt
        all wires driven by this cell's outputs with a temporary
        $__ABC9_SCC_BREAKER cell to break the SCC.
    -prep_xaiger
        prepare the design for XAIGER output. this includes computing the
        topological ordering of ABC9 boxes, as well as preparing the 
        '$abc9_holes' design that contains the logic behaviour of ABC9
        whiteboxes.
    -dff
        consider flop cells (those instantiating modules marked with
        (* abc9_flop *)) during -prep_{delays,xaiger,box}.
    -prep_lut <maxlut>
        pre-compute the lut library by analysing all modules marked with
        (* abc9_lut=<area> *).
    -write_lut <dst>
        write the pre-computed lut library to <dst>.
    -prep_box
        pre-compute the box library by analysing all modules marked with
        (* abc9_box *).
    -write_box <dst>
        write the pre-computed box library to <dst>.
    -reintegrate
        for each selected module, re-intergrate the module '<module-name>$abc9'
        by first recovering ABC9 boxes, and then stitching in the remaining
        primary inputs and outputs.
    abc_new [options] [selection]
This command uses the ABC tool [1] to optimize the current design and map it to
the target standard cell library.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -exe <command>
    -script <file>
    -D <picoseconds>
    -constr <file>
    -dont_use <cell_name>
    -liberty <file>
        these options are passed on to the 'abc9_exe' command which invokes
        the ABC tool on individual modules of the design. please see
        'help abc9_exe' for more details
[1] http://www.eecs.berkeley.edu/~alanmi/abc/
    check:
        abc9_ops -check
    prep_boxes:
        box_derive
        abc9_ops -prep_box
    map:
        foreach module in selection
          abc9_ops -write_box <abc-temp-dir>/input.box
          write_xaiger2 -mapping_prep -map2 <abc-temp-dir>/input.map2 <abc-temp-dir>/input.xaig
          abc9_exe [options] -cwd <abc-temp-dir> -box <abc-temp-dir>/input.box
          read_xaiger2 -sc_mapping -module_name <module> -map2 <abc-temp-dir>/input.map2 <abc-temp-dir>/output.aig
WARNING: THE 'abc_new' COMMAND IS EXPERIMENTAL.
    add <command> [selection]
This command adds objects to the design. It operates on all fully selected
modules. So e.g. 'add -wire foo' will add a wire foo to all selected modules.
    add {-wire|-input|-inout|-output} <name> <width> [selection]
Add a wire (input, inout, output port) with the given name and width. The
command will fail if the object exists already and has different properties
than the object to be created.
    add -global_input <name> <width> [selection]
Like 'add -input', but also connect the signal between instances of the
selected modules.
    add {-assert|-assume|-live|-fair|-cover} <name1> [-if <name2>]
Add an $assert, $assume, etc. cell connected to a wire named name1, with its
enable signal optionally connected to a wire named name2 (default: 1'b1).
    add -mod <name[s]>
Add module[s] with the specified name[s].
    aigmap [options] [selection]
Replace all logic cells with circuits made of only $_AND_ and
$_NOT_ cells.
    -nand
        Enable creation of $_NAND_ cells
    -select
        Overwrite replaced cells in the current selection with new $_AND_,
        $_NOT_, and $_NAND_, cells
    alumacc [selection]
This pass translates arithmetic operations like $add, $mul, $lt, etc. to $alu
and $macc cells.
    anlogic_eqn [selection]
Calculate equations for luts since bitstream generator depends on it.
    anlogic_fixcarry [options] [selection]
Add Anlogic adders to fix carry chain if needed.
    assertpmux [options] [selection]
This command adds asserts to the design that assert that all parallel muxes
($pmux cells) have a maximum of one of their inputs enable at any time.
    -noinit
        do not enforce the pmux condition during the init state
    -always
        usually the $pmux condition is only checked when the $pmux output
        is used by the mux tree it drives. this option will deactivate this
        additional constraint and check the $pmux condition always.
    async2sync [options] [selection]
This command replaces async FF inputs with sync circuits emulating the same
behavior for when the async signals are actually synchronized to the clock.
This pass assumes negative hold time for the async FF inputs. For example when
a reset deasserts with the clock edge, then the FF output will still drive the
reset value in the next cycle regardless of the data-in value at the time of
the clock edge.
    -nolower
        Do not automatically run 'chformal -lower' to lower $check cells.
    attrmap [options] [selection]
This command renames attributes and/or maps key/value pairs to
other key/value pairs.
    -tocase <name>
        Match attribute names case-insensitively and set it to the specified
        name.
    -rename <old_name> <new_name>
        Rename attributes as specified
    -map <old_name>=<old_value> <new_name>=<new_value>
        Map key/value pairs as indicated.
    -imap <old_name>=<old_value> <new_name>=<new_value>
        Like -map, but use case-insensitive match for <old_value> when
        it is a string value.
    -remove <name>=<value>
        Remove attributes matching this pattern.
    -modattr
        Operate on module attributes instead of attributes on wires and cells.
For example, mapping Xilinx-style "keep" attributes to Yosys-style:
    attrmap -tocase keep -imap keep="true" keep=1 \
            -imap keep="false" keep=0 -remove keep=0
    attrmvcp [options] [selection]
Move or copy attributes on wires to the cells driving them.
    -copy
        By default, attributes are moved. This will only add
        the attribute to the cell, without removing it from
        the wire.
    -purge
        If no selected cell consumes the attribute, then it is
        left on the wire by default. This option will cause the
        attribute to be removed from the wire, even if no selected
        cell takes it.
    -driven
        By default, attriburtes are moved to the cell driving the
        wire. With this option set it will be moved to the cell
        driven by the wire instead.
    -attr <attrname>
        Move or copy this attribute. This option can be used
        multiple times.
    autoname [selection]
Assign auto-generated public names to objects with private names (the ones
with $-prefix).
    blackbox [options] [selection]
Convert modules into blackbox modules (remove contents and set the blackbox
module attribute).
    bmuxmap [selection]
This pass transforms $bmux cells to trees of $mux cells.
    -pmux
        transform to $pmux instead of $mux cells.
    booth [selection]
This pass replaces multiplier cells with a radix-4 Booth-encoded implementation.
It operates on $mul cells whose width of operands is at least 4x4 and whose
width of result is at least 8.
    -lowpower
        use an alternative low-power architecture for the generated multiplier
        (signed multipliers only)
    box_derive [-base <base_module>] [-naming_attr <attr>] [selection]
As part of the assembly of the design hierarchy done by the 'hierarchy' command,
specializations of parametric modules are derived on demand: for each choice of
parameter values appearing in the design, a copy of the parametric module is
derived which is specialized to that choice.
This derivation process ignores blackboxes and whiteboxes (boxes). To supplement,
this 'box_derive' command can be used to request the derivation of modules based
on box instances appearing in the design, which is desirable in certain use
cases. Only the selected cells are considered as the instances that steer the
derivation process.
    -base <base_module>
        instead of deriving the module that directly corresponds to each box
        instance, derive a specialization of <base_module> (this option applies
        to all selected box cells)
    -naming_attr <attr>
        once a specialization is derived, use the value of the module attribute
        <attr> for a name which should be used for the derived module (this
        replaces the internal Yosys naming scheme in which the names of derived
        modules start with '$paramod$')
    bufnorm [options] [selection]
Insert buffer cells into the design as needed, to make sure that each wire
has exactly one driving cell port, and aliasing wires are buffered using
buffer cells, than can be chained in a canonical order.
Running 'bufnorm' on the whole design enters 'buffered-normalized mode'.
    -buf
        Create $buf cells for all buffers. The default is to use $_BUF_ cells
        for sigle-bit buffers and $buf cells only for multi-bit buffers.
    -chain
        Chain all alias wires. By default only wires with positive-valued
        'chain' or 'keep' attribute on them are chained.
    -output
        Enable chaining of ouput ports wires.
    -public
        Enable chaining of wires wth public names.
    -nochain
        Disable chaining of wires with 'chain' attribute.
    -nokeep
        Disable chaining of wires with 'keep' attribute.
    -flat
        Alias for -nokeep and -nochain.
    -nosticky
        Disable 'sticky' behavior of output ports already driving whole
        wires, and always enforce canonical sort order instead.
    -alphasort
        Strictly use alphanumeric sort for chain-order. (Default is
        to chain 'keep' wires first, then ports in declaration order,
        and then the other wires in alphanumeric sort order.)
Run 'bufnorm' with -pos, -bits, or -conn on the whole design to remove all
$buf buffer cells and exit 'buffered-normalized mode' again.
    -pos
        Create (multi- and single-bit) $pos cells instead $buf and $_BUF_.
    -bits
        Create arrays of $_BUF_ cells instead of multi-bit $buf cells.
    -conn
        Create 'direct connections' instead of buffer cells.
    -nomode
        Do not automatically enter or leave 'buffered-normalized mode'.
The 'bufnorm' command can also be used to just switch in and out of
'buffered-normalized mode' and run the low-level re-normalizer.
    -update
        Enter 'buffered-normalized mode' and (re-)normalize.
    -reset
        Leave 'buffered-normalized mode' without changing the netlist.
WARNING: THE 'bufnorm' COMMAND IS EXPERIMENTAL.
    bugpoint [options] [-script <filename> | -command "<command>"]
This command minimizes the current design that is known to crash Yosys with the
given script into a smaller testcase. It does this by removing an arbitrary part
of the design and recursively invokes a new Yosys process with this modified
design and the same script, repeating these steps while it can find a smaller
design that still causes a crash. Once this command finishes, it replaces the
current design with the smallest testcase it was able to produce.
In order to save the reduced testcase you must write this out to a file with
another command after `bugpoint` like `write_rtlil` or `write_verilog`.
    -script <filename> | -command "<command>"
        use this script file or command to crash Yosys. required.
    -yosys <filename>
        use this Yosys binary. if not specified, `yosys` is used.
    -grep "<string>"
        only consider crashes that place this string in the log file.
    -fast
        run `proc_clean; clean -purge` after each minimization step. converges
        faster, but produces larger testcases, and may fail to produce any
        testcase at all if the crash is related to dangling wires.
    -clean
        run `proc_clean; clean -purge` before checking testcase and after
        finishing. produces smaller and more useful testcases, but may fail to
        produce any testcase at all if the crash is related to dangling wires.
It is possible to constrain which parts of the design will be considered for
removal. Unless one or more of the following options are specified, all parts
will be considered.
    -modules
        try to remove modules. modules with a (* bugpoint_keep *) attribute
        will be skipped.
    -ports
        try to remove module ports. ports with a (* bugpoint_keep *) attribute
        will be skipped (useful for clocks, resets, etc.)
    -cells
        try to remove cells. cells with a (* bugpoint_keep *) attribute will
        be skipped.
    -connections
        try to reconnect ports to 'x.
    -processes
        try to remove processes. processes with a (* bugpoint_keep *) attribute
        will be skipped.
    -assigns
        try to remove process assigns from cases.
    -updates
        try to remove process updates from syncs.
    -runner "<prefix>"
        child process wrapping command, e.g., "timeout 30", or valgrind.
    bwmxumap [options] [selection]
This pass replaces $bwmux cells with equivalent logic
    cd <modname>
This is just a shortcut for 'select -module <modname>'.
    cd <cellname>
When no module with the specified name is found, but there is a cell
with the specified name in the current module, then this is equivalent
to 'cd <celltype>'.
    cd ..
Remove trailing substrings that start with '.' in current module name until
the name of a module in the current design is generated, then switch to that
module. Otherwise clear the current selection.
    cd
This is just a shortcut for 'select -clear'.
    cellmatch -lib <design> [module selection]
This pass identifies functionally equivalent counterparts between each of the
selected modules and a module from the secondary design <design>. For every such
correspondence found, a techmap rule is generated for mapping instances of the
former to instances of the latter. This techmap rule is saved in yet another
design called '$cellmatch', which is created if non-existent.
This pass restricts itself to combinational modules. Modules are functionally
equivalent as long as their truth tables are identical upto a permutation of
inputs and outputs. The supported number of inputs is limited to 6.
    cellmatch -derive_luts [module selection]
For every port in each selected module, characterize its combinational
function with a 'lut' attribute if possible.
    check [options] [selection]
This pass identifies the following problems in the current design:
  - combinatorial loops
  - two or more conflicting drivers for one wire
  - used wires that do not have a driver
Options:
    -noinit
        also check for wires which have the 'init' attribute set
    -initdrv
        also check for wires that have the 'init' attribute set and are not
        driven by an FF cell type
    -mapped
        also check for internal cells that have not been mapped to cells of the
        target architecture
    -allow-tbuf
        modify the -mapped behavior to still allow $_TBUF_ cells
    -assert
        produce a runtime error if any problems are found in the current design
    -force-detailed-loop-check
        for the detection of combinatorial loops, use a detailed connectivity
        model for all internal cells for which it is available. This disables
        falling back to a simpler overapproximating model for those cells for
        which the detailed model is expected costly.
    chformal [types] [mode] [options] [selection]
Make changes to the formal constraints of the design. The [types] options
the type of constraint to operate on. If none of the following options are
given, the command will operate on all constraint types:
    -assert       $assert cells, representing assert(...) constraints
    -assume       $assume cells, representing assume(...) constraints
    -live         $live cells, representing assert(s_eventually ...)
    -fair         $fair cells, representing assume(s_eventually ...)
    -cover        $cover cells, representing cover() statements
    Additionally chformal will operate on $check cells corresponding to the
    selected constraint types.
Exactly one of the following modes must be specified:
    -remove
        remove the cells and thus constraints from the design
    -early
        bypass FFs that only delay the activation of a constraint. When inputs
        of the bypassed FFs do not remain stable between clock edges, this may
        result in unexpected behavior.
    -delay <N>
        delay activation of the constraint by <N> clock cycles
    -skip <N>
        ignore activation of the constraint in the first <N> clock cycles
    -coverenable
        add cover statements for the enable signals of the constraints
    -assert2assume
    -assume2assert
    -live2fair
    -fair2live
        change the roles of cells as indicated. these options can be combined
    -lower
        convert each $check cell into an $assert, $assume, $live, $fair or
        $cover cell. If the $check cell contains a message, also produce a
        $print cell.
    chparam [ -set name value ]... [selection]
Re-evaluate the selected modules with new parameters. String values must be
passed in double quotes (").
    chparam -list [selection]
List the available parameters of the selected modules.
    chtype [options] [selection]
Change the types of cells in the design.
    -set <type>
        set the cell type to the given type
    -map <old_type> <new_type>
        change cells types that match <old_type> to <new_type>
    clean [options] [selection]
This is identical to 'opt_clean', but less verbose.
When commands are separated using the ';;' token, this command will be executed
between the commands.
When commands are separated using the ';;;' token, this command will be executed
in -purge mode between the commands.
    clean_zerowidth [selection]
Fixes the selected cells and processes to contain no zero-width connections.
Depending on the cell type, this may be implemented by removing the connection,
widening it to 1-bit, or removing the cell altogether.
    clk2fflogic [options] [selection]
This command replaces clocked flip-flops with generic $ff cells that use the
implicit global clock. This is useful for formal verification of designs with
multiple clocks.
This pass assumes negative hold time for the async FF inputs. For example when
a reset deasserts with the clock edge, then the FF output will still drive the
reset value in the next cycle regardless of the data-in value at the time of
the clock edge.
    -nolower
        Do not automatically run 'chformal -lower' to lower $check cells.
    clkbufmap [options] [selection]
Inserts clock buffers between nets connected to clock inputs and their drivers.
In the absence of any selection, all wires without the 'clkbuf_inhibit'
attribute will be considered for clock buffer insertion.
Alternatively, to consider all wires without the 'buffer_type' attribute set to
'none' or 'bufr' one would specify:
  'w:* a:buffer_type=none a:buffer_type=bufr %u %d'
as the selection.
    -buf <celltype> <portname_out>:<portname_in>
        Specifies the cell type to use for the clock buffers
        and its port names.  The first port will be connected to
        the clock network sinks, and the second will be connected
        to the actual clock source.
    -inpad <celltype> <portname_out>:<portname_in>
        If specified, a PAD cell of the given type is inserted on
        clock nets that are also top module's inputs (in addition
        to the clock buffer, if any).
At least one of -buf or -inpad should be specified.
    clockgate [options] [selection]
This pass transforms each set of FFs sharing the same clock and
enable signal into a clock-gating cell and a set of enable-less FFs.
Primarily a power-saving transformation on ASIC designs.
    -pos <celltype> <ce>:<clk>:<gclk>
        If specified, rising-edge FFs will have CE inputs
        removed and a gated clock will be created by the
        user-specified <celltype> ICG (integrated clock gating)
        cell with ports named <ce>, <clk>, <gclk>.
        The ICG's clock enable pin must be active high.
    -neg <celltype> <ce>:<clk>:<gclk>
        If specified, falling-edge FFs will have CE inputs
        removed and a gated clock will be created by the
        user-specified <celltype> ICG (integrated clock gating)
        cell with ports named <ce>, <clk>, <gclk>.
        The ICG's clock enable pin must be active high.
    -tie_lo <port_name>
        Port <port_name> of the ICG will be tied to zero.
        Intended for DFT scan-enable pins.
    -min_net_size <n>
        Only transform sets of at least <n> eligible FFs.
    connect [-nomap] [-nounset] -set <lhs-expr> <rhs-expr> [selection]
Create a connection. This is equivalent to adding the statement 'assign
<lhs-expr> = <rhs-expr>;' to the Verilog input. Per default, all existing
drivers for <lhs-expr> are unconnected. This can be overwritten by using
the -nounset option.
    connect [-nomap] -unset <expr> [selection]
Unconnect all existing drivers for the specified expression.
    connect [-nomap] [-assert] -port <cell> <port> <expr> [selection]
Connect the specified cell port to the specified cell port.
Per default signal alias names are resolved and all signal names are mapped
the the signal name of the primary driver. Using the -nomap option deactivates
this behavior.
The connect command operates in one module only. Either only one module must
be selected or an active module must be set using the 'cd' command.
The -assert option verifies that the connection already exists, instead of
making it.
This command does not operate on module with processes.
    connect_rpc -exec <command> [args...]
    connect_rpc -path <path>
Load modules using an out-of-process frontend.
    -exec <command> [args...]
        run <command> with arguments [args...]. send requests on stdin, read
        responses from stdout.
    -path <path>
        connect to Unix domain socket at <path>. (Unix)
        connect to bidirectional byte-type named pipe at <path>. (Windows)
A simple JSON-based, newline-delimited protocol is used for communicating with
the frontend. Yosys requests data from the frontend by sending exactly 1 line
of JSON. Frontend responds with data or error message by replying with exactly
1 line of JSON as well.
    -> {"method": "modules"}
    <- {"modules": ["<module-name>", ...]}
    <- {"error": "<error-message>"}
        request for the list of modules that can be derived by this frontend.
        the 'hierarchy' command will call back into this frontend if a cell
        with type <module-name> is instantiated in the design.
    -> {"method": "derive", "module": "<module-name">, "parameters": {
        "<param-name>": {"type": "[unsigned|signed|string|real]",
                           "value": "<param-value>"}, ...}}
    <- {"frontend": "[rtlil|verilog|...]","source": "<source>"}}
    <- {"error": "<error-message>"}
        request for the module <module-name> to be derived for a specific set of
        parameters. <param-name> starts with \ for named parameters, and with $
        for unnamed parameters, which are numbered starting at 1.<param-value>
        for integer parameters is always specified as a binary string of
        unlimited precision. the <source> returned by the frontend is
        hygienically parsedby a built-in Yosys <frontend>, allowing the RPC
        frontend to return anyconvenient representation of the module. the
        derived module is cached,so the response should be the same whenever the
        same set of parameters is provided.
    connwrappers [options] [selection]
Wrappers are used in coarse-grain synthesis to wrap cells with smaller ports
in wrapper cells with a (larger) constant port size. I.e. the upper bits
of the wrapper output are signed/unsigned bit extended. This command uses this
knowledge to rewire the inputs of the driven cells to match the output of
the driving cell.
    -signed <cell_type> <port_name> <width_param>
    -unsigned <cell_type> <port_name> <width_param>
        consider the specified signed/unsigned wrapper output
    -port <cell_type> <port_name> <width_param> <sign_param>
        use the specified parameter to decide if signed or unsigned
The options -signed, -unsigned, and -port can be specified multiple times.
    coolrunner2_fixup [options] [selection]
Insert necessary buffer cells for CoolRunner-II architecture.
    coolrunner2_sop [options] [selection]
Break $sop cells into ANDTERM/ORTERM cells.
    copy old_name new_name
Copy the specified module. Note that selection patterns are not supported
by this command.
    cover [options] [pattern]
Print the code coverage counters collected using the cover() macro in the Yosys
C++ code. This is useful to figure out what parts of Yosys are utilized by a
test bench.
    -q
        Do not print output to the normal destination (console and/or log file)
    -o file
        Write output to this file, truncate if exists.
    -a file
        Write output to this file, append if exists.
    -d dir
        Write output to a newly created file in the specified directory.
When one or more pattern (shell wildcards) are specified, then only counters
matching at least one pattern are printed.
It is also possible to instruct Yosys to print the coverage counters on program
exit to a file using environment variables:
    YOSYS_COVER_DIR="{dir-name}" yosys {args}
        This will create a file (with an auto-generated name) in this
        directory and write the coverage counters to it.
    YOSYS_COVER_FILE="{file-name}" yosys {args}
        This will append the coverage counters to the specified file.
Hint: Use the following AWK command to consolidate Yosys coverage files:
    gawk '{ p[$3] = $1; c[$3] += $2; } END { for (i in p)
      printf "%-60s %10d %s\n", p[i], c[i], i; }' {files} | sort -k3
Coverage counters are only available in Yosys for Linux.
    cutpoint [options] [selection]
This command adds formal cut points to the design.
    -undef
        set cupoint nets to undef (x). the default behavior is to create a
        $anyseq cell and drive the cutpoint net from that
    debug cmd
Execute the specified command with debug log messages enabled
    delete [selection]
Deletes the selected objects. This will also remove entire modules, if the
whole module is selected.
    delete {-input|-output|-port} [selection]
Does not delete any object but removes the input and/or output flag on the
selected wires, thus 'deleting' module ports.
    deminout [options] [selection]
"Demote" inout ports to input or output ports, if possible.
    demuxmap [selection]
This pass transforms $demux cells to a bunch of equality comparisons.
    design -reset
Clear the current design.
    design -save <name>
Save the current design under the given name.
    design -stash <name>
Save the current design under the given name and then clear the current design.
    design -push
Push the current design to the stack and then clear the current design.
    design -push-copy
Push the current design to the stack without clearing the current design.
    design -pop
Reset the current design and pop the last design from the stack.
    design -load <name>
Reset the current design and load the design previously saved under the given
name.
    design -copy-from <name> [-as <new_mod_name>] <selection>
Copy modules from the specified design into the current one. The selection is
evaluated in the other design.
    design -copy-to <name> [-as <new_mod_name>] [selection]
Copy modules from the current design into the specified one.
    design -import <name> [-as <new_top_name>] [selection]
Import the specified design into the current design. The source design must
either have a selected top module or the selection must contain exactly one
module that is then used as top module for this command.
    design -reset-vlog
The Verilog front-end remembers defined macros and top-level declarations
between calls to 'read_verilog'. This command resets this memory.
    design -delete <name>
Delete the design previously saved under the given name.
    dffinit [options] [selection]
This pass sets an FF cell parameter to the the initial value of the net it
drives. (This is primarily used in FPGA flows.)
    -ff <cell_name> <output_port> <init_param>
        operate on the specified cell type. this option can be used
        multiple times.
    -highlow
        use the string values "high" and "low" to represent a single-bit
        initial value of 1 or 0. (multi-bit values are not supported in this
        mode.)
    -strinit <string for high> <string for low> 
        use string values in the command line to represent a single-bit
        initial value of 1 or 0. (multi-bit values are not supported in this
        mode.)
    -noreinit
        fail if the FF cell has already a defined initial value set in other
        passes and the initial value of the net it drives is not equal to
        the already defined initial value.
    dfflegalize [options] [selection]
Converts FFs to types supported by the target.
    -cell <cell_type_pattern> <init_values>
        specifies a supported group of FF cells.  <cell_type_pattern>
        is a yosys internal fine cell name, where ? characters can be
        as a wildcard matching any character.  <init_values> specifies
        which initialization values these FF cells can support, and can
        be one of:
        - x (no init value supported)
        - 0
        - 1
        - r (init value has to match reset value, only for some FF types)
        - 01 (both 0 and 1 supported).
    -mince <num>
        specifies a minimum number of FFs that should be using any given
        clock enable signal.  If a clock enable signal doesn't meet this
        threshold, it is unmapped into soft logic.
    -minsrst <num>
        specifies a minimum number of FFs that should be using any given
        sync set/reset signal.  If a sync set/reset signal doesn't meet this
        threshold, it is unmapped into soft logic.
The following cells are supported by this pass (ie. will be ingested,
and can be specified as allowed targets):
- $_DFF_[NP]_
- $_DFFE_[NP][NP]_
- $_DFF_[NP][NP][01]_
- $_DFFE_[NP][NP][01][NP]_
- $_ALDFF_[NP][NP]_
- $_ALDFFE_[NP][NP][NP]_
- $_DFFSR_[NP][NP][NP]_
- $_DFFSRE_[NP][NP][NP][NP]_
- $_SDFF_[NP][NP][01]_
- $_SDFFE_[NP][NP][01][NP]_
- $_SDFFCE_[NP][NP][01][NP]_
- $_SR_[NP][NP]_
- $_DLATCH_[NP]_
- $_DLATCH_[NP][NP][01]_
- $_DLATCHSR_[NP][NP][NP]_
The following transformations are performed by this pass:
- upconversion from a less capable cell to a more capable cell, if the less
  capable cell is not supported (eg. dff -> dffe, or adff -> dffsr)
- unmapping FFs with clock enable (due to unsupported cell type or -mince)
- unmapping FFs with sync reset (due to unsupported cell type or -minsrst)
- adding inverters on the control pins (due to unsupported polarity)
- adding inverters on the D and Q pins and inverting the init/reset values
  (due to unsupported init or reset value)
- converting sr into adlatch (by tying D to 1 and using E as set input)
- emulating unsupported dffsr cell by adff + adff + sr + mux
- emulating unsupported dlatchsr cell by adlatch + adlatch + sr + mux
- emulating adff when the (reset, init) value combination is unsupported by
  dff + adff + dlatch + mux
- emulating adlatch when the (reset, init) value combination is unsupported by
- dlatch + adlatch + dlatch + mux
If the pass is unable to realize a given cell type (eg. adff when only plain dff
is available), an error is raised.
    dfflibmap [-prepare] [-map-only] [-info] [-dont_use <cell_name>] -liberty <file> [selection]
Map internal flip-flop cells to the flip-flop cells in the technology
library specified in the given liberty file.
This pass may add inverters as needed. Therefore it is recommended to
first run this pass and then map the logic paths to the target technology.
When called with -prepare, this command will convert the internal FF cells
to the internal cell types that best match the cells found in the given
liberty file, but won't actually map them to the target cells.
When called with -map-only, this command will only map internal cell
types that are already of exactly the right type to match the target
cells, leaving remaining internal cells untouched.
When called with -info, this command will only print the target cell
list, along with their associated internal cell types, and the arguments
that would be passed to the dfflegalize pass.  The design will not be
changed.
When called with -dont_use, this command will not map to the specified cell
name as an alternative to setting the dont_use property in the Liberty file.
This argument can be called multiple times with different cell names. This
argument also supports simple glob patterns in the cell name.
    dffunmap [options] [selection]
This pass transforms FF types with clock enable and/or synchronous reset into
their base type (with neither clock enable nor sync reset) by emulating the
clock enable and synchronous reset with multiplexers on the cell input.
    -ce-only
        unmap only clock enables, leave synchronous resets alone.
    -srst-only
        unmap only synchronous resets, leave clock enables alone.
    dft_tag [options] [selection]
This pass... TODO
    -overwrite-only
        Only process $overwrite_tag and $original_tag cells.
    -tag-public
        For each public wire that may carry tagged data, create a new public
        wire (named <wirename>:<tagname>) that carries the tag bits. Note
        that without this, tagging logic will only be emitted as required
        for uses of $get_tag.
    dump [options] [selection]
Write the selected parts of the design to the console or specified file in
RTLIL format.
    -m
        also dump the module headers, even if only parts of a single
        module is selected
    -n
        only dump the module headers if the entire module is selected
    -o <filename>
        write to the specified file.
    -a <filename>
        like -outfile but append instead of overwrite
    echo on
Print all commands to log before executing them.
    echo off
Do not print all commands to log before executing them. (default)
    edgetypes [options] [selection]
This command lists all unique types of 'edges' found in the selection. An 'edge'
is a 4-tuple of source and sink cell type and port name.
    efinix_fixcarry [options] [selection]
Add Efinix adders to fix carry chain if needed.
    equiv_add [-try] gold_sig gate_sig
This command adds an $equiv cell for the specified signals.
    equiv_add [-try] -cell gold_cell gate_cell
This command adds $equiv cells for the ports of the specified cells.
    equiv_induct [options] [selection]
Uses a version of temporal induction to prove $equiv cells.
Only selected $equiv cells are proven and only selected cells are used to
perform the proof.
    -undef
        enable modelling of undef states
    -seq <N>
        the max. number of time steps to be considered (default = 4)
This command is very effective in proving complex sequential circuits, when
the internal state of the circuit quickly propagates to $equiv cells.
However, this command uses a weak definition of 'equivalence': This command
proves that the two circuits will not diverge after they produce equal
outputs (observable points via $equiv) for at least <N> cycles (the <N>
specified via -seq).
Combined with simulation this is very powerful because simulation can give
you confidence that the circuits start out synced for at least <N> cycles
after reset.
    equiv_make [options] gold_module gate_module equiv_module
This creates a module annotated with $equiv cells from two presumably
equivalent modules. Use commands such as 'equiv_simple' and 'equiv_status'
to work with the created equivalent checking module.
    -inames
        Also match cells and wires with $... names.
    -blacklist <file>
        Do not match cells or signals that match the names in the file.
    -encfile <file>
        Match FSM encodings using the description from the file.
        See 'help fsm_recode' for details.
    -make_assert
        Check equivalence with $assert cells instead of $equiv.
        $eqx (===) is used to compare signals.
Note: The circuit created by this command is not a miter (with something like
a trigger output), but instead uses $equiv cells to encode the equivalence
checking problem. Use 'miter -equiv' if you want to create a miter circuit.
    equiv_mark [options] [selection]
This command marks the regions in an equivalence checking module. Region 0 is
the proven part of the circuit. Regions with higher numbers are connected
unproven subcricuits. The integer attribute 'equiv_region' is set on all
wires and cells.
    equiv_miter [options] miter_module [selection]
This creates a miter module for further analysis of the selected $equiv cells.
    -trigger
        Create a trigger output
    -cmp
        Create cmp_* outputs for individual unproven $equiv cells
    -assert
        Create a $assert cell for each unproven $equiv cell
    -undef
        Create compare logic that handles undefs correctly
    equiv_opt [options] [command]
This command uses temporal induction to check circuit equivalence before and
after an optimization pass.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to the start of the command list, and empty to
        label is synonymous to the end of the command list.
    -map <filename>
        expand the modules in this file before proving equivalence. this is
        useful for handling architecture-specific primitives.
    -blacklist <file>
        Do not match cells or signals that match the names in the file
        (passed to equiv_make).
    -assert
        produce an error if the circuits are not equivalent.
    -multiclock
        run clk2fflogic before equivalence checking.
    -async2sync
        run async2sync before equivalence checking.
    -undef
        enable modelling of undef states during equiv_induct.
    -nocheck
        disable running check before and after the command under test.
The following commands are executed by this verification command:
    run_pass:
        hierarchy -auto-top
        design -save preopt
        check -assert    (unless -nocheck)
        [command]
        check -assert    (unless -nocheck)
        design -stash postopt
    prepare:
        design -copy-from preopt  -as gold A:top
        design -copy-from postopt -as gate A:top
    techmap:    (only with -map)
        techmap -wb -D EQUIV -autoproc -map <filename> ...
    prove:
        clk2fflogic    (only with -multiclock)
        async2sync     (only with -async2sync)
        equiv_make -blacklist <filename> ... gold gate equiv
        equiv_induct [-undef] equiv
        equiv_status [-assert] equiv
    restore:
        design -load preopt
    equiv_purge [options] [selection]
This command removes the proven part of an equivalence checking module, leaving
only the unproven segments in the design. This will also remove and add module
ports as needed.
    equiv_remove [options] [selection]
This command removes the selected $equiv cells. If neither -gold nor -gate is
used then only proven cells are removed.
    -gold
        keep gold circuit
    -gate
        keep gate circuit
    equiv_simple [options] [selection]
This command tries to prove $equiv cells using a simple direct SAT approach.
    -v
        verbose output
    -undef
        enable modelling of undef states
    -short
        create shorter input cones that stop at shared nodes. This yields
        simpler SAT problems but sometimes fails to prove equivalence.
    -nogroup
        disabling grouping of $equiv cells by output wire
    -seq <N>
        the max. number of time steps to be considered (default = 1)
    equiv_status [options] [selection]
This command prints status information for all selected $equiv cells.
    -assert
        produce an error if any unproven $equiv cell is found
    equiv_struct [options] [selection]
This command adds additional $equiv cells based on the assumption that the
gold and gate circuit are structurally equivalent. Note that this can introduce
bad $equiv cells in cases where the netlists are not structurally equivalent,
for example when analyzing circuits with cells with commutative inputs. This
command will also de-duplicate gates.
    -fwd
        by default this command performans forward sweeps until nothing can
        be merged by forwards sweeps, then backward sweeps until forward
        sweeps are effective again. with this option set only forward sweeps
        are performed.
    -fwonly <cell_type>
        add the specified cell type to the list of cell types that are only
        merged in forward sweeps and never in backward sweeps. $equiv is in
        this list automatically.
    -icells
        by default, the internal RTL and gate cell types are ignored. add
        this option to also process those cell types with this command.
    -maxiter <N>
        maximum number of iterations to run before aborting
    eval [options] [selection]
This command evaluates the value of a signal given the value of all required
inputs.
    -set <signal> <value>
        set the specified signal to the specified value.
    -set-undef
        set all unspecified source signals to undef (x)
    -table <signal>
        create a truth table using the specified input signals
    -show <signal>
        show the value for the specified signal. if no -show option is passed
        then all output ports of the current module are used.
TODO: add help message
    exec [options] -- [command]
Execute a command in the operating system shell.  All supplied arguments are
concatenated and passed as a command to popen(3).  Whitespace is not guaranteed
to be preserved, even if quoted.  stdin and stderr are not connected, while
stdout is logged unless the "-q" option is specified.
    -q
        Suppress stdout and stderr from subprocess
    -expect-return <int>
        Generate an error if popen() does not return specified value.
        May only be specified once; the final specified value is controlling
        if specified multiple times.
    -expect-stdout <regex>
        Generate an error if the specified regex does not match any line
        in subprocess's stdout.  May be specified multiple times.
    -not-expect-stdout <regex>
        Generate an error if the specified regex matches any line
        in subprocess's stdout.  May be specified multiple times.
    Example: exec -q -expect-return 0 -- echo "bananapie" | grep "nana"
    expose [options] [selection]
This command exposes all selected internal signals of a module as additional
outputs.
    -dff
        only consider wires that are directly driven by register cell.
    -cut
        when exposing a wire, create an input/output pair and cut the internal
        signal path at that wire.
    -input
        when exposing a wire, create an input port and disconnect the internal
        driver.
    -shared
        only expose those signals that are shared among the selected modules.
        this is useful for preparing modules for equivalence checking.
    -evert
        also turn connections to instances of other modules to additional
        inputs and outputs and remove the module instances.
    -evert-dff
        turn flip-flops to sets of inputs and outputs.
    -sep <separator>
        when creating new wire/port names, the original object name is suffixed
        with this separator (default: '.') and the port name or a type
        designator for the exposed signal.
    extract -map <map_file> [options] [selection]
    extract -mine <out_file> [options] [selection]
This pass looks for subcircuits that are isomorphic to any of the modules
in the given map file and replaces them with instances of this modules. The
map file can be a Verilog source file (*.v) or an RTLIL source file (*.il).
    -map <map_file>
        use the modules in this file as reference. This option can be used
        multiple times.
    -map %<design-name>
        use the modules in this in-memory design as reference. This option can
        be used multiple times.
    -verbose
        print debug output while analyzing
    -constports
        also find instances with constant drivers. this may be much
        slower than the normal operation.
    -nodefaultswaps
        normally builtin port swapping rules for internal cells are used per
        default. This turns that off, so e.g. 'a^b' does not match 'b^a'
        when this option is used.
    -compat <needle_type> <haystack_type>
        Per default, the cells in the map file (needle) must have the
        type as the cells in the active design (haystack). This option
        can be used to register additional pairs of types that should
        match. This option can be used multiple times.
    -swap <needle_type> <port1>,<port2>[,...]
        Register a set of swappable ports for a needle cell type.
        This option can be used multiple times.
    -perm <needle_type> <port1>,<port2>[,...] <portA>,<portB>[,...]
        Register a valid permutation of swappable ports for a needle
        cell type. This option can be used multiple times.
    -cell_attr <attribute_name>
        Attributes on cells with the given name must match.
    -wire_attr <attribute_name>
        Attributes on wires with the given name must match.
    -ignore_parameters
        Do not use parameters when matching cells.
    -ignore_param <cell_type> <parameter_name>
        Do not use this parameter when matching cells.
This pass does not operate on modules with unprocessed processes in it.
(I.e. the 'proc' pass should be used first to convert processes to netlists.)
This pass can also be used for mining for frequent subcircuits. In this mode
the following options are to be used instead of the -map option.
    -mine <out_file>
        mine for frequent subcircuits and write them to the given RTLIL file
    -mine_cells_span <min> <max>
        only mine for subcircuits with the specified number of cells
        default value: 3 5
    -mine_min_freq <num>
        only mine for subcircuits with at least the specified number of matches
        default value: 10
    -mine_limit_matches_per_module <num>
        when calculating the number of matches for a subcircuit, don't count
        more than the specified number of matches per module
    -mine_max_fanout <num>
        don't consider internal signals with more than <num> connections
The modules in the map file may have the attribute 'extract_order' set to an
integer value. Then this value is used to determine the order in which the pass
tries to map the modules to the design (ascending, default value is 0).
See 'help techmap' for a pass that does the opposite thing.
    extract_counter [options] [selection]
This pass converts non-resettable or async resettable counters to counter cells.
Use a target-specific 'techmap' map file to convert those cells to the actual
target cells.
    -maxwidth N
        Only extract counters up to N bits wide (default 64)
    -minwidth N
        Only extract counters at least N bits wide (default 2)
    -allow_arst yes|no
        Allow counters to have async reset (default yes)
    -dir up|down|both
        Look for up-counters, down-counters, or both (default down)
    -pout X,Y,...
        Only allow parallel output from the counter to the listed cell types
        (if not specified, parallel outputs are not restricted)
    extract_fa [options] [selection]
This pass extracts full/half adders from a gate-level design.
    -fa, -ha
        Enable cell types (fa=full adder, ha=half adder)
        All types are enabled if none of this options is used
    -d <int>
        Set maximum depth for extracted logic cones (default=20)
    -b <int>
        Set maximum breadth for extracted logic cones (default=6)
    -v
        Verbose output
    extract_reduce [options] [selection]
converts gate chains into $reduce_* cells
This command finds chains of $_AND_, $_OR_, and $_XOR_ cells and replaces them
with their corresponding $reduce_* cells. Because this command only operates on
these cell types, it is recommended to map the design to only these cell types
using the `abc -g` command. Note that, in some cases, it may be more effective
to map the design to only $_AND_ cells, run extract_reduce, map the remaining
parts of the design to AND/OR/XOR cells, and run extract_reduce a second time.
    -allow-off-chain
        Allows matching of cells that have loads outside the chain. These cells
        will be replicated and folded into the $reduce_* cell, but the original
        cell will remain, driving its original loads.
    extractinv [options] [selection]
Searches the design for all cells with invertible pins controlled by a cell
parameter (eg. IS_CLK_INVERTED on many Xilinx cells) and removes the parameter.
If the parameter was set to 1, inserts an explicit inverter cell in front of
the pin instead.  Normally used for output to ISE, which does not support the
inversion parameters.
To mark a cell port as invertible, use (* invertible_pin = "param_name" *)
on the wire in the blackbox module.  The parameter value should have
the same width as the port, and will be effectively XORed with it.
    -inv <celltype> <portname_out>:<portname_in>
        Specifies the cell type to use for the inverters and its port names.
        This option is required.
    flatten [options] [selection]
This pass flattens the design by replacing cells by their implementation. This
pass is very similar to the 'techmap' pass. The only difference is that this
pass is using the current design as mapping library.
Cells and/or modules with the 'keep_hierarchy' attribute set will not be
flattened by this command.
    -wb
        Ignore the 'whitebox' attribute on cell implementations.
    -noscopeinfo
        Do not create '$scopeinfo' cells that preserve attributes of cells and
        modules that were removed during flattening. With this option, the
        'src' attribute of a given cell is merged into all objects replacing
        that cell, with multiple distinct 'src' locations separated by '|'.
        Without this option these 'src' locations can be found via the
        cell_src' and 'module_src' attribute of '$scopeinfo' cells.
    -scopename
        Create 'scopename' attributes for objects with a private name. This
        attribute records the 'hdlname' of the enclosing scope. For objects
        with a public name the enclosing scope can be found via their
        'hdlname' attribute.
    flowmap [options] [selection]
This pass uses the FlowMap technology mapping algorithm to pack logic gates
into k-LUTs with optimal depth. It allows mapping any circuit elements that can
be evaluated with the `eval` pass, including cells with multiple output ports
and multi-bit input and output ports.
    -maxlut k
        perform technology mapping for a k-LUT architecture. if not specified,
        defaults to 3.
    -minlut n
        only produce n-input or larger LUTs. if not specified, defaults to 1.
    -cells <cell>[,<cell>,...]
        map specified cells. if not specified, maps $_NOT_, $_AND_, $_OR_,
        $_XOR_ and $_MUX_, which are the outputs of the `simplemap` pass.
    -relax
        perform depth relaxation and area minimization.
    -r-alpha n, -r-beta n, -r-gamma n
        parameters of depth relaxation heuristic potential function.
        if not specified, alpha=8, beta=2, gamma=1.
    -optarea n
        optimize for area by trading off at most n logic levels for fewer LUTs.
        n may be zero, to optimize for area without increasing depth.
        implies -relax.
    -debug
        dump intermediate graphs.
    -debug-relax
        explain decisions performed during depth relaxation.
    fmcombine [options] module_name gold_cell gate_cell
This pass takes two cells, which are instances of the same module, and replaces
them with one instance of a special 'combined' module, that effectively
contains two copies of the original module, plus some formal properties.
This is useful for formal test benches that check what differences in behavior
a slight difference in input causes in a module.
    -initeq
        Insert assumptions that initially all FFs in both circuits have the
        same initial values.
    -anyeq
        Do not duplicate $anyseq/$anyconst cells.
    -fwd
        Insert forward hint assumptions into the combined module.
    -bwd
        Insert backward hint assumptions into the combined module.
        (Backward hints are logically equivalend to fordward hits, but
        some solvers are faster with bwd hints, or even both -bwd and -fwd.)
    -nop
        Don't insert hint assumptions into the combined module.
        (This should not provide any speedup over the original design, but
        strangely sometimes it does.)
If none of -fwd, -bwd, and -nop is given, then -fwd is used as default.
    fminit [options] <selection>
This pass creates init constraints (for example for reset sequences) in a formal
model.
    -seq <signal> <sequence>
        Set sequence using comma-separated list of values, use 'z for
        unconstrained bits. The last value is used for the remainder of the
        trace.
    -set <signal> <value>
        Add constant value constraint
    -posedge <signal>
    -negedge <signal>
        Set clock for init sequences
    formalff [options] [selection]
This pass transforms clocked flip-flops to prepare a design for formal
verification. If a design contains latches and/or multiple different clocks run
the async2sync or clk2fflogic passes before using this pass.
    -clk2ff
        Replace all clocked flip-flops with $ff cells that use the implicit
        global clock. This assumes, without checking, that the design uses a
        single global clock. If that is not the case, the clk2fflogic pass
        should be used instead.
    -ff2anyinit
        Replace uninitialized bits of $ff cells with $anyinit cells. An
        $anyinit cell behaves exactly like an $ff cell with an undefined
        initialization value. The difference is that $anyinit inhibits
        don't-care optimizations and is used to track solver-provided values
        in witness traces.
        If combined with -clk2ff this also affects newly created $ff cells.
    -anyinit2ff
        Replaces $anyinit cells with uninitialized $ff cells. This performs the
        reverse of -ff2anyinit and can be used, before running a backend pass
        (or similar) that is not yet aware of $anyinit cells.
        Note that after running -anyinit2ff, in general, performing don't-care
        optimizations is not sound in a formal verification setting.
    -fine
        Emit fine-grained $_FF_ cells instead of coarse-grained $ff cells for
        -anyinit2ff. Cannot be combined with -clk2ff or -ff2anyinit.
    -setundef
        Find FFs with undefined initialization values for which changing the
        initialization does not change the observable behavior and initialize
        them. For -ff2anyinit, this reduces the number of generated $anyinit
        cells that drive wires with private names.
    -hierarchy
        Propagates the 'replaced_by_gclk' attribute set by clk2ff upwards
        through the design hierarchy towards the toplevel inputs. This option
        works on the whole design and ignores the selection.
    -assume
        Add assumptions that constrain wires with the 'replaced_by_gclk'
        attribute to the value they would have before an active clock edge.
    freduce [options] [selection]
This pass performs functional reduction in the circuit. I.e. if two nodes are
equivalent, they are merged to one node and one of the redundant drivers is
disconnected. A subsequent call to 'clean' will remove the redundant drivers.
    -v, -vv
        enable verbose or very verbose output
    -inv
        enable explicit handling of inverted signals
    -stop <n>
        stop after <n> reduction operations. this is mostly used for
        debugging the freduce command itself.
    -dump <prefix>
        dump the design to <prefix>_<module>_<num>.il after each reduction
        operation. this is mostly used for debugging the freduce command.
This pass is undef-aware, i.e. it considers don't-care values for detecting
equivalent nodes.
All selected wires are considered for rewiring. The selected cells cover the
circuit that is analyzed.
    fsm [options] [selection]
This pass calls all the other fsm_* passes in a useful order. This performs
FSM extraction and optimization. It also calls opt_clean as needed:
    fsm_detect          unless got option -nodetect
    fsm_extract
    fsm_opt
    opt_clean
    fsm_opt
    fsm_expand          if got option -expand
    opt_clean           if got option -expand
    fsm_opt             if got option -expand
    fsm_recode          unless got option -norecode
    fsm_info
    fsm_export          if got option -export
    fsm_map             unless got option -nomap
Options:
    -expand, -norecode, -export, -nomap
        enable or disable passes as indicated above
    -fullexpand
        call expand with -full option
    -encoding type
    -fm_set_fsm_file file
    -encfile file
        passed through to fsm_recode pass
This pass uses a subset of FF types to detect FSMs. Run 'opt -nosdff -nodffe'
before this pass to prepare the design.
    fsm_detect [options] [selection]
This pass detects finite state machines by identifying the state signal.
The state signal is then marked by setting the attribute 'fsm_encoding'
on the state signal to "auto".
    -ignore-self-reset
        Mark FSMs even if they are self-resetting
Existing 'fsm_encoding' attributes are not changed by this pass.
Signals can be protected from being detected by this pass by setting the
'fsm_encoding' attribute to "none".
This pass uses a subset of FF types to detect FSMs. Run 'opt -nosdff -nodffe'
before this pass to prepare the design for fsm_detect.
    fsm_expand [-full] [selection]
The fsm_extract pass is conservative about the cells that belong to a finite
state machine. This pass can be used to merge additional auxiliary gates into
the finite state machine.
By default, fsm_expand is still a bit conservative regarding merging larger
word-wide cells. Call with -full to consider all cells for merging.
    fsm_export [-noauto] [-o filename] [-origenc] [selection]
This pass creates a KISS2 file for every selected FSM. For FSMs with the
'fsm_export' attribute set, the attribute value is used as filename, otherwise
the module and cell name is used as filename. If the parameter '-o' is given,
the first exported FSM is written to the specified filename. This overwrites
the setting as specified with the 'fsm_export' attribute. All other FSMs are
exported to the default name as mentioned above.
    -noauto
        only export FSMs that have the 'fsm_export' attribute set
    -o filename
        filename of the first exported FSM
    -origenc
        use binary state encoding as state names instead of s0, s1, ...
    fsm_extract [selection]
This pass operates on all signals marked as FSM state signals using the
'fsm_encoding' attribute. It consumes the logic that creates the state signal
and uses the state signal to generate control signal and replaces it with an
FSM cell.
The generated FSM cell still generates the original state signal with its
original encoding. The 'fsm_opt' pass can be used in combination with the
'opt_clean' pass to eliminate this signal.
    fsm_info [selection]
This pass dumps all internal information on FSM cells. It can be useful for
analyzing the synthesis process and is called automatically by the 'fsm'
pass so that this information is included in the synthesis log file.
    fsm_map [selection]
This pass translates FSM cells to flip-flops and logic.
    fsm_opt [selection]
This pass optimizes FSM cells. It detects which output signals are actually
not used and removes them from the FSM. This pass is usually used in
combination with the 'opt_clean' pass (see also 'help fsm').
    fsm_recode [options] [selection]
This pass reassign the state encodings for FSM cells. At the moment only
one-hot encoding and binary encoding is supported.
    -encoding <type>
        specify the encoding scheme used for FSMs without the
        'fsm_encoding' attribute or with the attribute set to `auto'.
    -fm_set_fsm_file <file>
        generate a file containing the mapping from old to new FSM encoding
        in form of Synopsys Formality set_fsm_* commands.
    -encfile <file>
        write the mappings from old to new FSM encoding to a file in the
        following format:
            .fsm <module_name> <state_signal>
            .map <old_bitpattern> <new_bitpattern>
    fst2tb [options] [top-level]
This command generates testbench for the circuit using the given top-level
module and simulus signal from FST file
    -tb <name>
        generated testbench name.
        files <name>.v and <name>.txt are created as result.
    -r <filename>
        read simulation FST file
    -clock <portname>
        name of top-level clock input
    -clockn <portname>
        name of top-level clock input (inverse polarity)
    -scope <name>
        scope of simulation top model
    -start <time>
        start co-simulation in arbitary time (default 0)
    -stop <time>
        stop co-simulation in arbitary time (default END)
    -n <integer>
        number of clock cycles to simulate (default: 20)
    future [options] [selection]
    gatemate_foldinv [selection]
This pass searches for $__CC_NOT cells and folds them into CC_LUT2, CC_L2T4
and CC_L2T5 cells as created by LUT tree mapping.
    glift <command> [options] [selection]
Augments the current or specified module with gate-level information flow 
tracking (GLIFT) logic using the "constructive mapping" approach. Also can set
up QBF-SAT optimization problems in order to optimize GLIFT models or trade off
precision and complexity.
Commands:
  -create-precise-model
    Replaces the current or specified module with one that has corresponding
    "taint" inputs, outputs, and internal nets along with precise taint
    tracking logic. For example, precise taint tracking logic for an AND gate
    is:
      y_t = a & b_t | b & a_t | a_t & b_t
  -create-imprecise-model
    Replaces the current or specified module with one that has corresponding
    "taint" inputs, outputs, and internal nets along with imprecise "All OR"
    taint tracking logic:
      y_t = a_t | b_t
  -create-instrumented-model
    Replaces the current or specified module with one that has corresponding
    "taint" inputs, outputs, and internal nets along with 4 varying-precision
    versions of taint tracking logic. Which version of taint tracking logic is
    used for a given gate is determined by a MUX selected by an $anyconst cell.
     By default, unless the `-no-cost-model` option is provided, an additional
    wire named `__glift_weight` with the `keep` and `minimize` attributes is
    added to the module along with pmuxes and adders to calculate a rough
    estimate of the number of logic gates in the GLIFT model given an assignment
    for the $anyconst cells. The four versions of taint tracking logic for an
    AND gate are:
      y_t = a & b_t | b & a_t | a_t & b_t       (like `-create-precise-model`)
      y_t = a_t | a & b_t
      y_t = b_t | b & a_t
      y_t = a_t | b_t                           (like `-create-imprecise-model`)
Options:
  -taint-constants
    Constant values in the design are labeled as tainted.
    (default: label constants as un-tainted)
  -keep-outputs
    Do not remove module outputs. Taint tracking outputs will appear in the
    module ports alongside the orignal outputs.
    (default: original module outputs are removed)
  -simple-cost-model
    Do not model logic area. Instead model the number of non-zero assignments to
    $anyconsts. Taint tracking logic versions vary in their size, but all
    reduced-precision versions are significantly smaller than the fully-precise
    version. A non-zero $anyconst assignment means that reduced-precision taint
    tracking logic was chosen for some gate. Only applicable in combination with
    `-create-instrumented-model`. (default: use a complex model and give that
     wire the "keep" and "minimize" attributes)
  -no-cost-model
    Do not model taint tracking logic area and do not create a `__glift_weight`
    wire. Only applicable in combination with `-create-instrumented-model`.
    (default: model area and give that wire the "keep" and "minimize"
    attributes)
  -instrument-more
    Allow choice from more versions of (even simpler) taint tracking logic. A
    total of 8 versions of taint tracking logic will be added per gate,
    including the 4 versions from `-create-instrumented-model` and these
    additional versions:
      y_t = a_t
      y_t = b_t
      y_t = 1
      y_t = 0
    Only applicable in combination with `-create-instrumented-model`.
    (default: do not add more versions of taint tracking logic.
    greenpak4_dffinv [options] [selection]
Merge GP_INV cells with GP_DFF* and GP_DLATCH* cells.
    help  ................  list all commands
    help <command>  ......  print help message for given command
    help -all  ...........  print complete command reference
    help -cells ..........  list all cell types
    help <celltype>  .....  print help message for given cell type
    help <celltype>+  ....  print verilog code for given cell type
    hierarchy [-check] [-top <module>]
    hierarchy -generate <cell-types> <port-decls>
In parametric designs, a module might exists in several variations with
different parameter values. This pass looks at all modules in the current
design and re-runs the language frontends for the parametric modules as
needed. It also resolves assignments to wired logic data types (wand/wor),
resolves positional module parameters, unrolls array instances, and more.
    -check
        also check the design hierarchy. this generates an error when
        an unknown module is used as cell type.
    -simcheck
        like -check, but also throw an error if blackbox modules are
        instantiated, and throw an error if the design has no top module.
    -smtcheck
        like -simcheck, but allow smtlib2_module modules.
    -purge_lib
        by default the hierarchy command will not remove library (blackbox)
        modules. use this option to also remove unused blackbox modules.
    -libdir <directory>
        search for files named <module_name>.v in the specified directory
        for unknown modules and automatically run read_verilog for each
        unknown module.
    -keep_positionals
        per default this pass also converts positional arguments in cells
        to arguments using port names. This option disables this behavior.
    -keep_portwidths
        per default this pass adjusts the port width on cells that are
        module instances when the width does not match the module port. This
        option disables this behavior.
    -nodefaults
        do not resolve input port default values
    -nokeep_prints
        per default this pass sets the "keep" attribute on all modules
        that directly or indirectly display text on the terminal.
        This option disables this behavior.
    -nokeep_asserts
        per default this pass sets the "keep" attribute on all modules
        that directly or indirectly contain one or more formal properties.
        This option disables this behavior.
    -top <module>
        use the specified top module to build the design hierarchy. Modules
        outside this tree (unused modules) are removed.
        when the -top option is used, the 'top' attribute will be set on the
        specified top module. otherwise a module with the 'top' attribute set
        will implicitly be used as top module, if such a module exists.
    -auto-top
        automatically determine the top of the design hierarchy and mark it.
    -chparam name value 
       elaborate the top module using this parameter value. Modules on which
       this parameter does not exist may cause a warning message to be output.
       This option can be specified multiple times to override multiple
       parameters. String values must be passed in double quotes (").
In -generate mode this pass generates blackbox modules for the given cell
types (wildcards supported). For this the design is searched for cells that
match the given types and then the given port declarations are used to
determine the direction of the ports. The syntax for a port declaration is:
    {i|o|io}[@<num>]:<portname>
Input ports are specified with the 'i' prefix, output ports with the 'o'
prefix and inout ports with the 'io' prefix. The optional <num> specifies
the position of the port in the parameter list (needed when instantiated
using positional arguments). When <num> is not specified, the <portname> can
also contain wildcard characters.
This pass ignores the current selection and always operates on all modules
in the current design.
    hilomap [options] [selection]
Map constants to 'tielo' and 'tiehi' driver cells.
    -hicell <celltype> <portname>
        Replace constant hi bits with this cell.
    -locell <celltype> <portname>
        Replace constant lo bits with this cell.
    -singleton
        Create only one hi/lo cell and connect all constant bits
        to that cell. Per default a separate cell is created for
        each constant bit.
    history
This command prints all commands in the shell history buffer. This are
all commands executed in an interactive session, but not the commands
from executed scripts.
    ice40_braminit
This command processes all SB_RAM40_4K blocks with a non-empty INIT_FILE
parameter and converts it into the required INIT_x attributes
    ice40_dsp [options] [selection]
Map multipliers ($mul/SB_MAC16) and multiply-accumulate ($mul/SB_MAC16 + $add)
cells into iCE40 DSP resources.
Currently, only the 16x16 multiply mode is supported and not the 2 x 8x8 mode.
Pack input registers (A, B, {C,D}; with optional hold), pipeline registers
({F,J,K,G}, H), output registers (O -- full 32-bits or lower 16-bits only; with
optional hold), and post-adder into the SB_MAC16 resource.
Multiply-accumulate operations using the post-adder with feedback on the {C,D}
input will be folded into the DSP. In this scenario only, resetting the
the accumulator to an arbitrary value can be inferred to use the {C,D} input.
    ice40_opt [options] [selection]
This command executes the following script:
    do
        <ice40 specific optimizations>
        opt_expr -mux_undef -undriven [-full]
        opt_merge
        opt_dff
        opt_clean
    while <changed design>
    ice40_wrapcarry [selection]
Wrap manually instantiated SB_CARRY cells, along with their associated SB_LUT4s,
into an internal $__ICE40_CARRY_WRAPPER cell for preservation across technology
mapping.
Attributes on both cells will have their names prefixed with 'SB_CARRY.' or
'SB_LUT4.' and attached to the wrapping cell.
A (* keep *) attribute on either cell will be logically OR-ed together.
    -unwrap
        unwrap $__ICE40_CARRY_WRAPPER cells back into SB_CARRYs and SB_LUT4s,
        including restoring their attributes.
    insbuf [options] [selection]
Insert buffer cells into the design for directly connected wires.
    -buf <celltype> <in-portname> <out-portname>
        Use the given cell type instead of $_BUF_. (Notice that the next
        call to "clean" will remove all $_BUF_ in the design.)
    -chain
        Chain buffer cells
Print internal statistics for developers (experimental)
    iopadmap [options] [selection]
Map module inputs/outputs to PAD cells from a library. This pass
can only map to very simple PAD cells. Use 'techmap' to further map
the resulting cells to more sophisticated PAD cells.
    -inpad <celltype> <in_port>[:<ext_port>]
        Map module input ports to the given cell type with the
        given output port name. if a 2nd portname is given, the
        signal is passed through the pad cell, using the 2nd
        portname as the port facing the module port.
    -outpad <celltype> <out_port>[:<ext_port>]
    -inoutpad <celltype> <io_port>[:<ext_port>]
        Similar to -inpad, but for output and inout ports.
    -toutpad <celltype> <oe_port>:<out_port>[:<ext_port>]
        Merges $_TBUF_ cells into the output pad cell. This takes precedence
        over the other -outpad cell. The first portname is the enable input
        of the tristate driver, which can be prefixed with `~` for negative
        polarity enable.
    -tinoutpad <celltype> <oe_port>:<in_port>:<out_port>[:<ext_port>]
        Merges $_TBUF_ cells into the inout pad cell. This takes precedence
        over the other -inoutpad cell. The first portname is the enable input
        of the tristate driver and the 2nd portname is the internal output
        buffering the external signal.  Like with `-toutpad`, the enable can
        be marked as negative polarity by prefixing the name with `~`.
    -ignore <celltype> <portname>[:<portname>]*
        Skips mapping inputs/outputs that are already connected to given
        ports of the given cell.  Can be used multiple times.  This is in
        addition to the cells specified as mapping targets.
    -widthparam <param_name>
        Use the specified parameter name to set the port width.
    -nameparam <param_name>
        Use the specified parameter to set the port name.
    -bits
        create individual bit-wide buffers even for ports that
        are wider. (the default behavior is to create word-wide
        buffers using -widthparam to set the word size on the cell.)
Tristate PADS (-toutpad, -tinoutpad) always operate in -bits mode.
    jny [options] [selection]
Write JSON netlist metadata for the current design
    -o <filename>
        write to the specified file.
    -no-connections
        Don't include connection information in the netlist output.
    -no-attributes
        Don't include attributed information in the netlist output.
    -no-properties
        Don't include property information in the netlist output.
See 'help write_jny' for a description of the JSON format used.
    json [options] [selection]
Write a JSON netlist of all selected objects.
    -o <filename>
        write to the specified file.
    -aig
        also include AIG models for the different gate types
    -compat-int
        emit 32-bit or smaller fully-defined parameter values directly
        as JSON numbers (for compatibility with old parsers)
See 'help write_json' for a description of the JSON format used.
    keep_hierarchy [options]
Add the keep_hierarchy attribute.
    -min_cost <min_cost>
        only add the attribute to modules estimated to have more
        than <min_cost> gates after simple techmapping. Intended
        for tuning trade-offs between quality and yosys runtime.
    lattice_gsr [options] [selection]
Trim active low async resets connected to GSR and resolve GSR parameter,
if a GSR or SGSR primitive is used in the design.
If any cell has the GSR parameter set to "AUTO", this will be resolved
to "ENABLED" if a GSR primitive is present and the (* nogsr *) attribute
is not set, otherwise it will be resolved to "DISABLED".
    license
This command produces the following notice.
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/
    log [options] string
    log [ -push | -pop ]
Print the given string to the screen and/or the log file. This is useful for TCL
scripts, because the TCL command "puts" only goes to stdout but not to
logfiles.
    -stdout
        Print the output to stdout too. This is useful when all Yosys is
        executed with a script and the -q (quiet operation) argument to notify
        the user.
    -stderr
        Print the output to stderr too.
    -nolog
        Don't use the internal log() command. Use either -stdout or -stderr,
        otherwise no output will be generated at all.
    -n
        do not append a newline
    -header
        log a pass header
    -push
        push a new level on the pass counter
    -pop
        pop from the pass counter
    logger [options]
This command sets global logger properties, also available using command line
options.
    -[no]time
        enable/disable display of timestamp in log output.
    -[no]stderr
        enable/disable logging errors to stderr.
    -warn regex
        print a warning for all log messages matching the regex.
    -nowarn regex
        if a warning message matches the regex, it is printed as regular
        message instead.
    -werror regex
        if a warning message matches the regex, it is printed as error
        message instead and the tool terminates with a nonzero return code.
    -[no]debug
        globally enable/disable debug log messages.
    -experimental <feature>
        do not print warnings for the specified experimental feature
    -expect <type> <regex> <expected_count>
        expect log, warning or error to appear. matched errors will terminate
        with exit code 0.
    -expect-no-warnings
        gives error in case there is at least one warning that is not expected.
    -check-expected
        verifies that the patterns previously set up by -expect have actually
        been met, then clears the expected log list.  If this is not called
        manually, the check will happen at yosys exist time instead.
    ls [selection]
When no active module is selected, this prints a list of modules.
When an active module is selected, this prints a list of objects in the module.
    ltp [options] [selection]
This command prints the longest topological path in the design. (Only considers
paths within a single module, so the design must be flattened.)
    -noff
        automatically exclude FF cell types
    lut2mux [options] [selection]
This pass converts $lut cells to $_MUX_ gates.
    maccmap [-unmap] [selection]
This pass maps $macc cells to yosys $fa and $alu cells. When the -unmap option
is used then the $macc cell is mapped to $add, $sub, etc. cells instead.
    memory [-norom] [-nomap] [-nordff] [-nowiden] [-nosat] [-memx] [-no-rw-check] [-bram <bram_rules>] [selection]
This pass calls all the other memory_* passes in a useful order:
    opt_mem
    opt_mem_priority
    opt_mem_feedback
    memory_bmux2rom                     (skipped if called with -norom)
    memory_dff [-no-rw-check]           (skipped if called with -nordff or -memx)
    opt_clean
    memory_share [-nowiden] [-nosat]
    opt_mem_widen
    memory_memx                         (when called with -memx)
    opt_clean
    memory_collect
    memory_bram -rules <bram_rules>     (when called with -bram)
    memory_map                          (skipped if called with -nomap)
This converts memories to word-wide DFFs and address decoders
or multiport memory blocks if called with the -nomap option.
    memory_bmux2rom [options] [selection]
This pass converts $bmux cells with constant A input to ROMs.
    memory_bram -rules <rule_file> [selection]
This pass converts the multi-port $mem memory cells into block ram instances.
The given rules file describes the available resources and how they should be
used.
The rules file contains configuration options, a set of block ram description
and a sequence of match rules.
The option 'attr_icase' configures how attribute values are matched. The value 0
means case-sensitive, 1 means case-insensitive.
A block ram description looks like this:
    bram RAMB1024X32     # name of BRAM cell
      init 1             # set to '1' if BRAM can be initialized
      abits 10           # number of address bits
      dbits 32           # number of data bits
      groups 2           # number of port groups
      ports  1 1         # number of ports in each group
      wrmode 1 0         # set to '1' if this groups is write ports
      enable 4 1         # number of enable bits
      transp 0 2         # transparent (for read ports)
      clocks 1 2         # clock configuration
      clkpol 2 2         # clock polarity configuration
    endbram
For the option 'transp' the value 0 means non-transparent, 1 means transparent
and a value greater than 1 means configurable. All groups with the same
value greater than 1 share the same configuration bit.
For the option 'clocks' the value 0 means non-clocked, and a value greater
than 0 means clocked. All groups with the same value share the same clock
signal.
For the option 'clkpol' the value 0 means negative edge, 1 means positive edge
and a value greater than 1 means configurable. All groups with the same value
greater than 1 share the same configuration bit.
Using the same bram name in different bram blocks will create different variants
of the bram. Verilog configuration parameters for the bram are created as
needed.
It is also possible to create variants by repeating statements in the bram block
and appending '@<label>' to the individual statements.
A match rule looks like this:
    match RAMB1024X32
      max waste 16384    # only use this bram if <= 16k ram bits are unused
      min efficiency 80  # only use this bram if efficiency is at least 80%
    endmatch
It is possible to match against the following values with min/max rules:
    words  ........  number of words in memory in design
    abits  ........  number of address bits on memory in design
    dbits  ........  number of data bits on memory in design
    wports  .......  number of write ports on memory in design
    rports  .......  number of read ports on memory in design
    ports  ........  number of ports on memory in design
    bits  .........  number of bits in memory in design
    dups ..........  number of duplications for more read ports
    awaste  .......  number of unused address slots for this match
    dwaste  .......  number of unused data bits for this match
    bwaste  .......  number of unused bram bits for this match
    waste  ........  total number of unused bram bits (bwaste*dups)
    efficiency  ...  total percentage of used and non-duplicated bits
    acells  .......  number of cells in 'address-direction'
    dcells  .......  number of cells in 'data-direction'
    cells  ........  total number of cells (acells*dcells*dups)
A match containing the command 'attribute' followed by a list of space
separated 'name[=string_value]' values requires that the memory contains any
one of the given attribute name and string values (where specified), or name
and integer 1 value (if no string_value given, since Verilog will interpret
'(* attr *)' as '(* attr=1 *)').
A name prefixed with '!' indicates that the attribute must not exist.
The interface for the created bram instances is derived from the bram
description. Use 'techmap' to convert the created bram instances into
instances of the actual bram cells of your target architecture.
A match containing the command 'or_next_if_better' is only used if it
has a higher efficiency than the next match (and the one after that if
the next also has 'or_next_if_better' set, and so forth).
A match containing the command 'make_transp' will add external circuitry
to simulate 'transparent read', if necessary.
A match containing the command 'make_outreg' will add external flip-flops
to implement synchronous read ports, if necessary.
A match containing the command 'shuffle_enable A' will re-organize
the data bits to accommodate the enable pattern of port A.
    memory_collect [selection]
This pass collects memories and memory ports and creates generic multiport
memory cells.
    memory_dff [-no-rw-check] [selection]
This pass detects DFFs at memory read ports and merges them into the memory
port. I.e. it consumes an asynchronous memory port and the flip-flops at its
interface and yields a synchronous memory port.
    -no-rw-check
        marks all recognized read ports as "return don't-care value on
        read/write collision" (same result as setting the no_rw_check
        attribute on all memories).
    memory_libmap -lib <library_file> [-D <condition>] [selection]
This pass takes a description of available RAM cell types and maps
all selected memories to one of them, or leaves them to be mapped to FFs.
  -lib <library_file>
    Selects a library file containing RAM cell definitions. This option
    can be passed more than once to select multiple libraries.
    See passes/memory/memlib.md for description of the library format.
  -D <condition>
    Enables a condition that can be checked within the library file
    to eg. select between slightly different hardware variants.
    This option can be passed any number of times.
  -logic-cost-rom <num>
  -logic-cost-ram <num>
    Sets the cost of a single bit for memory lowered to soft logic.
  -no-auto-distributed
  -no-auto-block
  -no-auto-huge
    Disables automatic mapping of given kind of RAMs.  Manual mapping
    (using ram_style or other attributes) is still supported.
    memory_map [options] [selection]
This pass converts multiport memory cells as generated by the memory_collect
pass to word-wide DFFs and address decoders.
    -attr !<name>
        do not map memories that have attribute <name> set.
    -attr <name>[=<value>]
        for memories that have attribute <name> set, only map them if its value
        is a string <value> (if specified), or an integer 1 (otherwise). if this
        option is specified multiple times, map the memory if the attribute is
        to any of the values.
    -iattr
        for -attr, suppress case sensitivity in matching of <value>.
    -rom-only
        only perform conversion for ROMs (memories with no write ports).
    -keepdc
        when mapping ROMs, keep x-bits shared across read ports.
    -formal
        map memories for a global clock based formal verification flow.
        This implies -keepdc, uses $ff cells for ROMs and sets hdlname
        attributes. It also has limited support for async write ports
        as generated by clk2fflogic.
    memory_memx [selection]
This pass adds additional circuitry that emulates the Verilog simulation
behavior for out-of-bounds memory reads and writes.
    memory_narrow [options] [selection]
This pass splits up wide memory ports into several narrow ports.
    memory_nordff [options] [selection]
This pass extracts FFs from memory read ports. This results in a netlist
similar to what one would get from not calling memory_dff.
    memory_share [-nosat] [-nowiden] [selection]
This pass merges share-able memory ports into single memory ports.
The following methods are used to consolidate the number of memory ports:
  - When multiple write ports access the same address then this is converted
    to a single write port with a more complex data and/or enable logic path.
  - When multiple read or write ports access adjacent aligned addresses, they
    are merged to a single wide read or write port.  This transformation can be
    disabled with the "-nowiden" option.
  - When multiple write ports are never accessed at the same time (a SAT
    solver is used to determine this), then the ports are merged into a single
    write port.  This transformation can be disabled with the "-nosat" option.
Note that in addition to the algorithms implemented in this pass, the $memrd
and $memwr cells are also subject to generic resource sharing passes (and other
optimizations) such as "share" and "opt_merge".
    memory_unpack [selection]
This pass converts the multi-port $mem memory cells into individual $memrd and
$memwr cells. It is the counterpart to the memory_collect pass.
    microchip_dffopt [options] [selection]
Converts hardware clock enable and set/reset signals on FFs to emulation
using LUTs, if doing so would improve area. Operates on post-techmap LUT, DFF
cells. 
    microchip_dsp [options] [selection]
Pack input registers 'A', 'B', 'C', and 'D' (with optional enable/reset),
output register 'P' (with optional enable/reset), pre-adder and/or post-adder into
Microchip DSP resources.
Multiply-accumulate operations using the post-adder with feedback on the 'C'
input will be folded into the DSP. In this scenario only, the 'C' input can be
used to override the current accumulation result with a new value. This will
be added to the multiplier result to form the next accumulation result.
Use of the dedicated 'PCOUT' -> 'PCIN' cascade path is detected for 'P' -> 'C'
connections (optionally, where 'P' is right-shifted by 17-bits and used as an
input to the post-adder. This pattern is common for summing partial products to
implement wide multipliers). Cascade chains are limited to a mazimum length 
of 24 cells, corresponding to PolarFire (pf) devices.
This pass is a no-op if the scratchpad variable 'microchip_dsp.multonly' is set
to 1.
    -family {polarfire}
        select the family to target
        default: polarfire
    miter -equiv [options] gold_name gate_name miter_name
Creates a miter circuit for equivalence checking. The gold- and gate- modules
must have the same interfaces. The miter circuit will have all inputs of the
two source modules, prefixed with 'in_'. The miter circuit has a 'trigger'
output that goes high if an output mismatch between the two source modules is
detected.
    -ignore_gold_x
        a undef (x) bit in the gold module output will match any value in
        the gate module output.
    -make_outputs
        also route the gold- and gate-outputs to 'gold_*' and 'gate_*' outputs
        on the miter circuit.
    -make_outcmp
        also create a cmp_* output for each gold/gate output pair.
    -make_assert
        also create an 'assert' cell that checks if trigger is always low.
    -make_cover
        also create a 'cover' cell for each gold/gate output pair.
    -flatten
        call 'flatten -wb; opt_expr -keepdc -undriven;;' on the miter circuit.
    -cross
        allow output ports on the gold module to match input ports on the
        gate module. This is useful when the gold module contains additional
        logic to drive some of the gate module inputs.
    miter -assert [options] module [miter_name]
Creates a miter circuit for property checking. All input ports are kept,
output ports are discarded. An additional output 'trigger' is created that
goes high when an assert is violated. Without a miter_name, the existing
module is modified.
    -make_outputs
        keep module output ports.
    -flatten
        call 'flatten -wb; opt_expr -keepdc -undriven;;' on the miter circuit.
    mutate -list N [options] [selection]
Create a list of N mutations using an even sampling.
    -o filename
        Write list to this file instead of console output
    -s filename
        Write a list of all src tags found in the design to the specified file
    -seed N
        RNG seed for selecting mutations
    -none
        Include a "none" mutation in the output
    -ctrl name width value
        Add -ctrl options to the output. Use 'value' for first mutation, then
        simply count up from there.
    -mode name
    -module name
    -cell name
    -port name
    -portbit int
    -ctrlbit int
    -wire name
    -wirebit int
    -src string
        Filter list of mutation candidates to those matching
        the given parameters.
    -cfg option int
        Set a configuration option. Options available:
          weight_pq_w weight_pq_b weight_pq_c weight_pq_s
          weight_pq_mw weight_pq_mb weight_pq_mc weight_pq_ms
          weight_cover pick_cover_prcnt
    mutate -mode MODE [options]
Apply the given mutation.
    -ctrl name width value
        Add a control signal with the given name and width. The mutation is
        activated if the control signal equals the given value.
    -module name
    -cell name
    -port name
    -portbit int
    -ctrlbit int
        Mutation parameters, as generated by 'mutate -list N'.
    -wire name
    -wirebit int
    -src string
        Ignored. (They are generated by -list for documentation purposes.)
    muxcover [options] [selection]
Cover trees of $_MUX_ cells with $_MUX{4,8,16}_ cells
    -mux4[=cost], -mux8[=cost], -mux16[=cost]
        Cover $_MUX_ trees using the specified types of MUXes (with optional
        integer costs). If none of these options are given, the effect is the
        same as if all of them are.
        Default costs: $_MUX4_ = 220, $_MUX8_ = 460, 
                       $_MUX16_ = 940
    -mux2=cost
        Use the specified cost for $_MUX_ cells when making covering decisions.
        Default cost: $_MUX_ = 100
    -dmux=cost
        Use the specified cost for $_MUX_ cells used in decoders.
        Default cost: 90
    -nodecode
        Do not insert decoder logic. This reduces the number of possible
        substitutions, but guarantees that the resulting circuit is not
        less efficient than the original circuit.
    -nopartial
        Do not consider mappings that use $_MUX<N>_ to select from less
        than <N> different signals.
    muxpack [selection]
This pass converts cascaded chains of $pmux cells (e.g. those create from case
constructs) and $mux cells (e.g. those created by if-else constructs) into
$pmux cells.
This optimisation is conservative --- it will only pack $mux or $pmux cells
whose select lines are driven by '$eq' cells with other such cells if it can be
certain that their select inputs are mutually exclusive.
    nlutmap [options] [selection]
This pass uses successive calls to 'abc' to map to an architecture. That
provides a small number of differently sized LUTs.
    -luts N_1,N_2,N_3,...
        The number of LUTs with 1, 2, 3, ... inputs that are
        available in the target architecture.
    -assert
        Create an error if not all logic can be mapped
Excess logic that does not fit into the specified LUTs is mapped back
to generic logic gates ($_AND_, etc.).
    nx_carry [options] [selection]
Fixes carry chain if needed, break it on 24 elements and group by 4 into NX_CY.
    onehot [options] [selection]
This pass optimizes $eq cells that compare one-hot signals against constants
    -v, -vv
        verbose output
    opt [options] [selection]
This pass calls all the other opt_* passes in a useful order. This performs
a series of trivial optimizations and cleanups. This pass executes the other
passes in the following order:
    opt_expr [-mux_undef] [-mux_bool] [-undriven] [-noclkinv] [-fine] [-full] [-keepdc]
    opt_merge [-share_all] -nomux
    do
        opt_muxtree
        opt_reduce [-fine] [-full]
        opt_merge [-share_all]
        opt_share  (-full only)
        opt_dff [-nodffe] [-nosdff] [-keepdc] [-sat]  (except when called with -noff)
        opt_clean [-purge]
        opt_expr [-mux_undef] [-mux_bool] [-undriven] [-noclkinv] [-fine] [-full] [-keepdc]
    while <changed design>
When called with -fast the following script is used instead:
    do
        opt_expr [-mux_undef] [-mux_bool] [-undriven] [-noclkinv] [-fine] [-full] [-keepdc]
        opt_merge [-share_all]
        opt_dff [-nodffe] [-nosdff] [-keepdc] [-sat]  (except when called with -noff)
        opt_clean [-purge]
    while <changed design in opt_dff>
Note: Options in square brackets (such as [-keepdc]) are passed through to
the opt_* commands when given to 'opt'.
    opt_clean [options] [selection]
This pass identifies wires and cells that are unused and removes them. Other
passes often remove cells but leave the wires in the design or reconnect the
wires but leave the old cells in the design. This pass can be used to clean up
after the passes that do the actual work.
This pass only operates on completely selected modules without processes.
    -purge
        also remove internal nets if they have a public name
    opt_demorgan [selection]
This pass pushes inverters through $reduce_* cells if this will reduce the
overall gate count of the circuit
    opt_dff [-nodffe] [-nosdff] [-keepdc] [-sat] [selection]
This pass converts flip-flops to a more suitable type by merging clock enables
and synchronous reset multiplexers, removing unused control inputs, or
potentially removes the flip-flop altogether, converting it to a constant
driver.
    -nodffe
        disables dff -> dffe conversion, and other transforms recognizing clock
        enable
    -nosdff
        disables dff -> sdff conversion, and other transforms recognizing sync
        resets
    -simple-dffe
        only enables clock enable recognition transform for obvious cases
    -sat
        additionally invoke SAT solver to detect and remove flip-flops (with
        non-constant inputs) that can also be replaced with a constant driver
    -keepdc
        some optimizations change the behavior of the circuit with respect to
        don't-care bits. for example in 'a+0' a single x-bit in 'a' will cause
        all result bits to be set to x. this behavior changes when 'a+0' is
        replaced by 'a'. the -keepdc option disables all such optimizations.
    opt_expr [options] [selection]
This pass performs const folding on internal cell types with constant inputs.
It also performs some simple expression rewriting.
    -mux_undef
        remove 'undef' inputs from $mux, $pmux and $_MUX_ cells
    -mux_bool
        replace $mux cells with inverters or buffers when possible
    -undriven
        replace undriven nets with undef (x) constants
    -noclkinv
        do not optimize clock inverters by changing FF types
    -fine
        perform fine-grain optimizations
    -full
        alias for -mux_undef -mux_bool -undriven -fine
    -keepdc
        some optimizations change the behavior of the circuit with respect to
        don't-care bits. for example in 'a+0' a single x-bit in 'a' will cause
        all result bits to be set to x. this behavior changes when 'a+0' is
        replaced by 'a'. the -keepdc option disables all such optimizations.
    opt_ffinv [selection]
This pass pushes inverters to the other side of a FF when they can be merged
into LUTs on the other side.
    opt_lut [options] [selection]
This pass combines cascaded $lut cells with unused inputs.
	-tech ice40
        treat the design as a LUT-mapped circuit for the iCE40 architecture
        and preserve connections to SB_CARRY as appropriate
    -limit N
        only perform the first N combines, then stop. useful for debugging.
    opt_lut_ins [options] [selection]
This pass removes unused inputs from LUT cells (that is, inputs that can not
influence the output signal given this LUT's value).  While such LUTs cannot
be directly emitted by ABC, they can be a result of various post-ABC
transformations, such as mapping wide LUTs (not all sub-LUTs will use the
full set of inputs) or optimizations such as xilinx_dffopt.
    -tech <technology>
        Instead of generic $lut cells, operate on LUT cells specific
        to the given technology.  Valid values are: xilinx, lattice, gowin.
    opt_mem [options] [selection]
This pass performs various optimizations on memories in the design.
    opt_mem_feedback [selection]
This pass detects cases where an asynchronous read port is only connected via
a mux tree to a write port with the same address.  When such a connection is
found, it is replaced with a new condition on an enable signal, allowing
for removal of the read port.
    opt_mem_priority [selection]
This pass detects cases where one memory write port has priority over another
even though they can never collide with each other -- ie. there can never be
a situation where a given memory bit is written by both ports at the same
time, for example because of always-different addresses, or mutually exclusive
enable signals. In such cases, the priority relation is removed.
    opt_mem_widen [options] [selection]
This pass looks for memories where all ports are wide and adjusts the base
memory width up until that stops being the case.
    opt_merge [options] [selection]
This pass identifies cells with identical type and input signals. Such cells
are then merged to one cell.
    -nomux
        Do not merge MUX cells.
    -share_all
        Operate on all cell types, not just built-in types.
    -keepdc
        Do not merge flipflops with don't-care bits in their initial value.
    opt_muxtree [selection]
This pass analyzes the control signals for the multiplexer trees in the design
and identifies inputs that can never be active. It then removes this dead
branches from the multiplexer trees.
This pass only operates on completely selected modules without processes.
    opt_reduce [options] [selection]
This pass performs two interlinked optimizations:
1. it consolidates trees of large AND gates or OR gates and eliminates
duplicated inputs.
2. it identifies duplicated inputs to MUXes and replaces them with a single
input with the original control signals OR'ed together.
    -fine
      perform fine-grain optimizations
    -full
      alias for -fine
    opt_share [selection]
This pass identifies mutually exclusive cells of the same type that:
    (a) share an input signal,
    (b) drive the same $mux, $_MUX_, or $pmux multiplexing cell,
allowing the cell to be merged and the multiplexer to be moved from
multiplexing its output to multiplexing the non-shared input signals.
    paramap [options] [selection]
This command renames cell parameters and/or maps key/value pairs to
other key/value pairs.
    -tocase <name>
        Match attribute names case-insensitively and set it to the specified
        name.
    -rename <old_name> <new_name>
        Rename attributes as specified
    -map <old_name>=<old_value> <new_name>=<new_value>
        Map key/value pairs as indicated.
    -imap <old_name>=<old_value> <new_name>=<new_value>
        Like -map, but use case-insensitive match for <old_value> when
        it is a string value.
    -remove <name>=<value>
        Remove attributes matching this pattern.
For example, mapping Diamond-style ECP5 "init" attributes to Yosys-style:
    paramap -tocase INIT t:LUT4
    peepopt [options] [selection]
This pass applies a collection of peephole optimizers to the current design.
This pass employs the following rules:
   * muldiv - Replace (A*B)/B with A
   * shiftmul - Replace A>>(B*C) with A'>>(B<<K) where C and K are constants
                and A' is derived from A by appropriately inserting padding
                into the signal. (right variant)
                Analogously, replace A<<(B*C) with appropriate selection of
                output bits from A<<(B<<K). (left variant)
   * shiftadd - Replace A>>(B+D) with (A'>>D)>>(B) where D is constant and
                A' is derived from A by padding or cutting inaccessible bits.
                Scratchpad: 'peepopt.shiftadd.max_data_multiple' (default: 2)
                limits the amount of padding to a multiple of the data, 
                to avoid high resource usage from large temporary MUX trees.
    plugin [options]
Load and list loaded plugins.
    -i <plugin_filename>
        Load (install) the specified plugin.
    -a <alias_name>
        Register the specified alias name for the loaded plugin
    -l
        List loaded plugins
    pmux2shiftx [options] [selection]
This pass transforms $pmux cells to $shiftx cells.
    -v, -vv
        verbose output
    -min_density <percentage>
        specifies the minimum density for the shifter
        default: 50
    -min_choices <int>
        specified the minimum number of choices for a control signal
        default: 3
    -onehot ignore|pmux|shiftx
        select strategy for one-hot encoded control signals
        default: pmux
    -norange
        disable $sub inference for "range decoders"
    pmuxtree [selection]
This pass transforms $pmux cells to trees of $mux cells.
    portlist [options] [selection]
This command lists all module ports found in the selected modules.
If no selection is provided then it lists the ports on the top module.
  -m
    print verilog blackbox module definitions instead of port lists
    prep [options]
This command runs a conservative RTL synthesis. A typical application for this
is the preparation stage of a verification flow. This command does not operate
on partly selected designs.
    -top <module>
        use the specified module as top module (default='top')
    -auto-top
        automatically determine the top of the design hierarchy
    -flatten
        flatten the design before synthesis. this will pass '-auto-top' to
        'hierarchy' if no top module is specified.
    -ifx
        passed to 'proc'. uses verilog simulation behavior for verilog if/case
        undef handling. this also prevents 'wreduce' from being run.
    -memx
        simulate verilog simulation behavior for out-of-bounds memory accesses
        using the 'memory_memx' pass.
    -nomem
        do not run any of the memory_* passes
    -rdff
        call 'memory_dff'. This enables merging of FFs into
        memory read ports.
    -nokeepdc
        do not call opt_* with -keepdc
    -run <from_label>[:<to_label>]
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
The following commands are executed by this synthesis command:
    begin:
        hierarchy -check [-top <top> | -auto-top]
    coarse:
        proc [-ifx]
        flatten    (if -flatten)
        future
        opt_expr -keepdc
        opt_clean
        check
        opt -noff -keepdc
        wreduce -keepdc [-memx]
        memory_dff    (if -rdff)
        memory_memx    (if -memx)
        opt_clean
        memory_collect
        opt -noff -keepdc -fast
    check:
        stat
        check
    printattrs [selection]
Print all attributes of the selected objects.
    proc [options] [selection]
This pass calls all the other proc_* passes in the most common order.
    proc_clean
    proc_rmdead
    proc_prune
    proc_init
    proc_arst
    proc_rom
    proc_mux
    proc_dlatch
    proc_dff
    proc_memwr
    proc_clean
    opt_expr -keepdc
This replaces the processes in the design with multiplexers,
flip-flops and latches.
The following options are supported:
    -nomux
        Will omit the proc_mux pass.
    -norom
        Will omit the proc_rom pass.
    -global_arst [!]<netname>
        This option is passed through to proc_arst.
    -ifx
        This option is passed through to proc_mux. proc_rmdead is not
        executed in -ifx mode.
    -noopt
        Will omit the opt_expr pass.
    proc_arst [-global_arst [!]<netname>] [selection]
This pass identifies asynchronous resets in the processes and converts them
to a different internal representation that is suitable for generating
flip-flop cells with asynchronous resets.
    -global_arst [!]<netname>
        In modules that have a net with the given name, use this net as async
        reset for registers that have been assign initial values in their
        declaration ('reg foobar = constant_value;'). Use the '!' modifier for
        active low reset signals. Note: the frontend stores the default value
        in the 'init' attribute on the net.
    proc_clean [options] [selection]
    -quiet
        do not print any messages.
This pass removes empty parts of processes and ultimately removes a process
if it contains only empty structures.
    proc_dff [selection]
This pass identifies flip-flops in the processes and converts them to
d-type flip-flop cells.
    proc_dlatch [selection]
This pass identifies latches in the processes and converts them to
d-type latches.
    proc_init [selection]
This pass extracts the 'init' actions from processes (generated from Verilog
'initial' blocks) and sets the initial value to the 'init' attribute on the
respective wire.
    proc_memwr [selection]
This pass converts memory writes in processes into $memwr cells.
    proc_mux [options] [selection]
This pass converts the decision trees in processes (originating from if-else
and case statements) to trees of multiplexer cells.
    -ifx
        Use Verilog simulation behavior with respect to undef values in
        'case' expressions and 'if' conditions.
    proc_prune [selection]
This pass identifies assignments in processes that are always overwritten by
a later assignment to the same signal and removes them.
    proc_rmdead [selection]
This pass identifies unreachable branches in decision trees and removes them.
    proc_rom [selection]
This pass converts switches into read-only memories when appropriate.
    qbfsat [options] [selection]
This command solves an "exists-forall" 2QBF-SAT problem defined over the
currently selected module. Existentially-quantified variables are declared by
assigning a wire "$anyconst". Universally-quantified variables may be
explicitly declared by assigning a wire "$allconst", but module inputs will be
treated as universally-quantified variables by default.
    -nocleanup
        Do not delete temporary files and directories. Useful for debugging.
    -dump-final-smt2 <file>
        Pass the --dump-smt2 option to yosys-smtbmc.
    -assume-outputs
        Add an "$assume" cell for the conjunction of all one-bit module output
        wires.
    -assume-negative-polarity
        When adding $assume cells for one-bit module output wires, assume they
        are negative polarity signals and should always be low, for example like
        the miters created with the `miter` command.
    -nooptimize
        Ignore "\minimize" and "\maximize" attributes, do not emit
        "(maximize)" or "(minimize)" in the SMT-LIBv2, and generally make no
        attempt to optimize anything.
    -nobisection
        If a wire is marked with the "\minimize" or "\maximize" attribute,
        do not attempt to optimize that value with the default iterated solving
        and threshold bisection approach. Instead, have yosys-smtbmc emit a
        "(minimize)" or "(maximize)" command in the SMT-LIBv2 output and
        hope that the solver supports optimizing quantified bitvector problems.
    -solver <solver>
        Use a particular solver. Choose one of: "z3", "yices", "cvc4"
        and "cvc5". (default: yices)
    -solver-option <name> <value>
        Set the specified solver option in the SMT-LIBv2 problem file.
    -timeout <value>
        Set the per-iteration timeout in seconds.
        (default: no timeout)
    -O0, -O1, -O2
        Control the use of ABC to simplify the QBF-SAT problem before solving.
    -sat
        Generate an error if the solver does not return "sat".
    -unsat
        Generate an error if the solver does not return "unsat".
    -show-smtbmc
        Print the output from yosys-smtbmc.
    -specialize
        If the problem is satisfiable, replace each "$anyconst" cell with its
        corresponding constant value from the model produced by the solver.
    -specialize-from-file <solution file>
        Do not run the solver, but instead only attempt to replace each
        "$anyconst" cell in the current module with a constant value provided
        by the specified file.
    -write-solution <solution file>
        If the problem is satisfiable, write the corresponding constant value
        for each "$anyconst" cell from the model produced by the solver to the
        specified file.
    ql_bram_merge [selection]
    This pass identifies k6n10f 18K BRAM cells and packs pairs of them together
    into a TDP36K cell operating in split mode
    ql_bram_types [selection]
    This pass changes the type of TDP36K cells to different types based on the
    configuration of the cell.
    ql_dsp_io_regs [options] [selection]
This pass looks for QL_DSP2 cells and changes their cell type depending on their
configuration.
    ql_dsp_macc [selection]
This pass looks for a multiply-accumulate pattern based on which it infers a
QuickLogic DSP cell.
    ql_dsp_simd [selection]
This pass identifies K6N10f DSP cells with identical configuration and pack pairs
of them together into other DSP cells that can perform SIMD operation.
    read {-vlog95|-vlog2k|-sv2005|-sv2009|-sv2012|-sv|-formal} <verilog-file>..
Load the specified Verilog/SystemVerilog files. (Full SystemVerilog support
is only available via Verific.)
Additional -D<macro>[=<value>] options may be added after the option indicating
the language version (and before file names) to set additional verilog defines.
    read {-liberty} <liberty-file>..
Load the specified Liberty files.
    -lib
        only create empty blackbox modules
    read {-f|-F} <command-file>
Load and execute the specified command file. (Requires Verific.)
Check verific command for more information about supported commands in file.
    read -define <macro>[=<value>]..
Set global Verilog/SystemVerilog defines.
    read -undef <macro>..
Unset global Verilog/SystemVerilog defines.
    read -incdir <directory>
Add directory to global Verilog/SystemVerilog include directories.
    read -verific
    read -noverific
Subsequent calls to 'read' will either use or not use Verific. Calling 'read'
with -verific will result in an error on Yosys binaries that are built without
Verific support. The default is to use Verific if it is available.
    read_aiger [options] [filename]
Load module from an AIGER file into the current design.
    -module_name <module_name>
        name of module to be created (default: <filename>)
    -clk_name <wire_name>
        if specified, AIGER latches to be transformed into $_DFF_P_ cells
        clocked by wire of this name. otherwise, $_FF_ cells will be used
    -map <filename>
        read file with port and latch symbols
    -wideports
        merge ports that match the pattern 'name[int]' into a single
        multi-bit port 'name'
    -xaiger
        read XAIGER extensions
    read_blif [options] [filename]
Load modules from a BLIF file into the current design.
    -sop
        Create $sop cells instead of $lut cells
    -wideports
        Merge ports that match the pattern 'name[int]' into a single
        multi-bit port 'name'.
    read_json [filename]
Load modules from a JSON file into the current design See "help write_json"
for a description of the file format.
    read_liberty [filename]
Read cells from liberty file as modules into current design.
    -lib
        only create empty blackbox modules
    -wb
        mark imported cells as whiteboxes
    -nooverwrite
        ignore re-definitions of modules. (the default behavior is to
        create an error message if the existing module is not a blackbox
        module, and overwrite the existing module if it is  a blackbox module.)
    -overwrite
        overwrite existing modules with the same name
    -ignore_miss_func
        ignore cells with missing function specification of outputs
    -ignore_miss_dir
        ignore cells with a missing or invalid direction
        specification on a pin
    -ignore_miss_data_latch
        ignore latches with missing data and/or enable pins
    -setattr <attribute_name>
        set the specified attribute (to the value 1) on all loaded modules
    -unit_delay
        import combinational timing arcs under the unit delay model
    read_rtlil [filename]
Load modules from an RTLIL file to the current design. (RTLIL is a text
representation of a design in yosys's internal format.)
    -nooverwrite
        ignore re-definitions of modules. (the default behavior is to
        create an error message if the existing module is not a blackbox
        module, and overwrite the existing module if it is a blackbox module.)
    -overwrite
        overwrite existing modules with the same name
    -lib
        only create empty blackbox modules
    read_verilog [options] [filename]
Load modules from a Verilog file to the current design. A large subset of
Verilog-2005 is supported.
    -sv
        enable support for SystemVerilog features. (only a small subset
        of SystemVerilog is supported)
    -formal
        enable support for SystemVerilog assertions and some Yosys extensions
        replace the implicit -D SYNTHESIS with -D FORMAL
    -nosynthesis
        don't add implicit -D SYNTHESIS
    -noassert
        ignore assert() statements
    -noassume
        ignore assume() statements
    -norestrict
        ignore restrict() statements
    -assume-asserts
        treat all assert() statements like assume() statements
    -assert-assumes
        treat all assume() statements like assert() statements
    -nodisplay
        suppress output from display system tasks ($display et. al).
        This does not affect the output from a later 'sim' command.
    -debug
        alias for -dump_ast1 -dump_ast2 -dump_vlog1 -dump_vlog2 -yydebug
    -dump_ast1
        dump abstract syntax tree (before simplification)
    -dump_ast2
        dump abstract syntax tree (after simplification)
    -no_dump_ptr
        do not include hex memory addresses in dump (easier to diff dumps)
    -dump_vlog1
        dump ast as Verilog code (before simplification)
    -dump_vlog2
        dump ast as Verilog code (after simplification)
    -dump_rtlil
        dump generated RTLIL netlist
    -yydebug
        enable parser debug output
    -nolatches
        usually latches are synthesized into logic loops
        this option prohibits this and sets the output to 'x'
        in what would be the latches hold condition
        this behavior can also be achieved by setting the
        'nolatches' attribute on the respective module or
        always block.
    -nomem2reg
        under certain conditions memories are converted to registers
        early during simplification to ensure correct handling of
        complex corner cases. this option disables this behavior.
        this can also be achieved by setting the 'nomem2reg'
        attribute on the respective module or register.
        This is potentially dangerous. Usually the front-end has good
        reasons for converting an array to a list of registers.
        Prohibiting this step will likely result in incorrect synthesis
        results.
    -mem2reg
        always convert memories to registers. this can also be
        achieved by setting the 'mem2reg' attribute on the respective
        module or register.
    -nomeminit
        do not infer $meminit cells and instead convert initialized
        memories to registers directly in the front-end.
    -ppdump
        dump Verilog code after pre-processor
    -nopp
        do not run the pre-processor
    -nodpi
        disable DPI-C support
    -noblackbox
        do not automatically add a (* blackbox *) attribute to an
        empty module.
    -lib
        only create empty blackbox modules. This implies -DBLACKBOX.
        modules with the (* whitebox *) attribute will be preserved.
        (* lib_whitebox *) will be treated like (* whitebox *).
    -nowb
        delete (* whitebox *) and (* lib_whitebox *) attributes from
        all modules.
    -specify
        parse and import specify blocks
    -noopt
        don't perform basic optimizations (such as const folding) in the
        high-level front-end.
    -icells
        interpret cell types starting with '$' as internal cell types
    -pwires
        add a wire for each module parameter
    -nooverwrite
        ignore re-definitions of modules. (the default behavior is to
        create an error message if the existing module is not a black box
        module, and overwrite the existing module otherwise.)
    -overwrite
        overwrite existing modules with the same name
    -defer
        only read the abstract syntax tree and defer actual compilation
        to a later 'hierarchy' command. Useful in cases where the default
        parameters of modules yield invalid or not synthesizable code.
    -noautowire
        make the default of `default_nettype be "none" instead of "wire".
    -setattr <attribute_name>
        set the specified attribute (to the value 1) on all loaded modules
    -Dname[=definition]
        define the preprocessor symbol 'name' and set its optional value
        'definition'
    -Idir
        add 'dir' to the directories which are used when searching include
        files
The command 'verilog_defaults' can be used to register default options for
subsequent calls to 'read_verilog'.
Note that the Verilog frontend does a pretty good job of processing valid
verilog input, but has not very good error reporting. It generally is
recommended to use a simulator (for example Icarus Verilog) for checking
the syntax of the code, rather than to rely on read_verilog for that.
Depending on if read_verilog is run in -formal mode, either the macro
SYNTHESIS or FORMAL is defined automatically, unless -nosynthesis is used.
In addition, read_verilog always defines the macro YOSYS.
See the Yosys README file for a list of non-standard Verilog features
supported by the Yosys Verilog front-end.
    read_xaiger2 -sc_mapping [options] <filename>
Read a standard cell mapping from a XAIGER file into an existing module.
    -module_name <name>
        name of the target module
    -map2 <filename>
        read file with symbol information
WARNING: THE 'read_xaiger2' COMMAND IS EXPERIMENTAL.
    recover_names [command]
This pass executes a lossy mapping command and uses a combination of simulation
 to find candidate equivalences and SAT to recover exact original net names.
    rename old_name new_name
Rename the specified object. Note that selection patterns are not supported
by this command.
    rename -output old_name new_name
Like above, but also make the wire an output. This will fail if the object is
not a wire.
    rename -src [selection]
Assign names auto-generated from the src attribute to all selected wires and
cells with private names.
    rename -wire [selection] [-suffix <suffix>]
Assign auto-generated names based on the wires they drive to all selected
cells with private names. Ignores cells driving privatly named wires.
By default, the cell is named after the wire with the cell type as suffix.
The -suffix option can be used to set the suffix to the given string instead.
    rename -enumerate [-pattern <pattern>] [selection]
Assign short auto-generated names to all selected wires and cells with private
names. The -pattern option can be used to set the pattern for the new names.
The character % in the pattern is replaced with a integer number. The default
pattern is '_%_'.
    rename -witness
Assigns auto-generated names to all $any*/$all* output wires and containing
cells that do not have a public name. This ensures that, during formal
verification, a solver-found trace can be fully specified using a public
hierarchical names.
    rename -hide [selection]
Assign private names (the ones with $-prefix) to all selected wires and cells
with public names. This ignores all selected ports.
    rename -top new_name
Rename top module.
    rename -scramble-name [-seed <seed>] [selection]
Assign randomly-generated names to all selected wires and cells. The seed option
can be used to change the random number generator seed from the default, but it
must be non-zero.
    rmports [selection]
This pass identifies ports in the selected modules which are not used or
driven and removes them.
    sat [options] [selection]
This command solves a SAT problem defined over the currently selected circuit
and additional constraints passed as parameters.
    -all
        show all solutions to the problem (this can grow exponentially, use
        -max <N> instead to get <N> solutions)
    -max <N>
        like -all, but limit number of solutions to <N>
    -enable_undef
        enable modeling of undef value (aka 'x-bits')
        this option is implied by -set-def, -set-undef et. cetera
    -max_undef
        maximize the number of undef bits in solutions, giving a better
        picture of which input bits are actually vital to the solution.
    -set <signal> <value>
        set the specified signal to the specified value.
    -set-def <signal>
        add a constraint that all bits of the given signal must be defined
    -set-any-undef <signal>
        add a constraint that at least one bit of the given signal is undefined
    -set-all-undef <signal>
        add a constraint that all bits of the given signal are undefined
    -set-def-inputs
        add -set-def constraints for all module inputs
    -set-def-formal
        add -set-def constraints for formal $anyinit, $anyconst, $anyseq cells
    -show <signal>
        show the model for the specified signal. if no -show option is
        passed then a set of signals to be shown is automatically selected.
    -show-inputs, -show-outputs, -show-ports
        add all module (input/output) ports to the list of shown signals
    -show-regs, -show-public, -show-all
        show all registers, show signals with 'public' names, show all signals
    -ignore_div_by_zero
        ignore all solutions that involve a division by zero
    -ignore_unknown_cells
        ignore all cells that can not be matched to a SAT model
The following options can be used to set up a sequential problem:
    -seq <N>
        set up a sequential problem with <N> time steps. The steps will
        be numbered from 1 to N.
        note: for large <N> it can be significantly faster to use
        -tempinduct-baseonly -maxsteps <N> instead of -seq <N>.
    -set-at <N> <signal> <value>
    -unset-at <N> <signal>
        set or unset the specified signal to the specified value in the
        given timestep. this has priority over a -set for the same signal.
    -set-assumes
        set all assumptions provided via $assume cells
    -set-def-at <N> <signal>
    -set-any-undef-at <N> <signal>
    -set-all-undef-at <N> <signal>
        add undef constraints in the given timestep.
    -set-init <signal> <value>
        set the initial value for the register driving the signal to the value
    -set-init-undef
        set all initial states (not set using -set-init) to undef
    -set-init-def
        do not force a value for the initial state but do not allow undef
    -set-init-zero
        set all initial states (not set using -set-init) to zero
    -dump_vcd <vcd-file-name>
        dump SAT model (counter example in proof) to VCD file
    -dump_json <json-file-name>
        dump SAT model (counter example in proof) to a WaveJSON file.
    -dump_cnf <cnf-file-name>
        dump CNF of SAT problem (in DIMACS format). in temporal induction
        proofs this is the CNF of the first induction step.
The following additional options can be used to set up a proof. If also -seq
is passed, a temporal induction proof is performed.
    -tempinduct
        Perform a temporal induction proof. In a temporal induction proof it is
        proven that the condition holds forever after the number of time steps
        specified using -seq.
    -tempinduct-def
        Perform a temporal induction proof. Assume an initial state with all
        registers set to defined values for the induction step.
    -tempinduct-baseonly
        Run only the basecase half of temporal induction (requires -maxsteps)
    -tempinduct-inductonly
        Run only the induction half of temporal induction
    -tempinduct-skip <N>
        Skip the first <N> steps of the induction proof.
        note: this will assume that the base case holds for <N> steps.
        this must be proven independently with "-tempinduct-baseonly
        -maxsteps <N>". Use -initsteps if you just want to set a
        minimal induction length.
    -prove <signal> <value>
        Attempt to proof that <signal> is always <value>.
    -prove-x <signal> <value>
        Like -prove, but an undef (x) bit in the lhs matches any value on
        the right hand side. Useful for equivalence checking.
    -prove-asserts
        Prove that all asserts in the design hold.
    -prove-skip <N>
        Do not enforce the prove-condition for the first <N> time steps.
    -maxsteps <N>
        Set a maximum length for the induction.
    -initsteps <N>
        Set initial length for the induction.
        This will speed up the search of the right induction length
        for deep induction proofs.
    -stepsize <N>
        Increase the size of the induction proof in steps of <N>.
        This will speed up the search of the right induction length
        for deep induction proofs.
    -timeout <N>
        Maximum number of seconds a single SAT instance may take.
    -verify
        Return an error and stop the synthesis script if the proof fails.
    -verify-no-timeout
        Like -verify but do not return an error for timeouts.
    -falsify
        Return an error and stop the synthesis script if the proof succeeds.
    -falsify-no-timeout
        Like -falsify but do not return an error for timeouts.
    scatter [selection]
This command adds additional intermediate nets on all cell ports. This is used
for testing the correct use of the SigMap helper in passes. If you don't know
what this means: don't worry -- you only need this pass when testing your own
extensions to Yosys.
Use the opt_clean command to get rid of the additional nets.
    scc [options] [selection]
This command identifies strongly connected components (aka logic loops) in the
design.
    -expect <num>
        expect to find exactly <num> SCCs. A different number of SCCs will
        produce an error.
    -max_depth <num>
        limit to loops not longer than the specified number of cells. This
        can e.g. be useful in identifying small local loops in a module that
        implements one large SCC.
    -nofeedback
        do not count cells that have their output fed back into one of their
        inputs as single-cell scc.
    -all_cell_types
        Usually this command only considers internal non-memory cells. With
        this option set, all cells are considered. For unknown cells all ports
        are assumed to be bidirectional 'inout' ports.
    -set_attr <name> <value>
        set the specified attribute on all cells that are part of a logic
        loop. the special token {} in the value is replaced with a unique
        identifier for the logic loop.
    -select
        replace the current selection with a selection of all cells and wires
        that are part of a found logic loop
    -specify
        examine specify rules to detect logic loops in whitebox/blackbox cells
    scratchpad [options]
This pass allows to read and modify values from the scratchpad of the current
design. Options:
    -get <identifier>
        print the value saved in the scratchpad under the given identifier.
    -set <identifier> <value>
        save the given value in the scratchpad under the given identifier.
    -unset <identifier>
        remove the entry for the given identifier from the scratchpad.
    -copy <identifier_from> <identifier_to>
        copy the value of the first identifier to the second identifier.
    -assert <identifier> <value>
        assert that the entry for the given identifier is set to the given
        value.
    -assert-set <identifier>
        assert that the entry for the given identifier exists.
    -assert-unset <identifier>
        assert that the entry for the given identifier does not exist.
The identifier may not contain whitespace. By convention, it is usually prefixed
by the name of the pass that uses it, e.g. 'opt.did_something'. If the value
contains whitespace, it must be enclosed in double quotes.
    script <filename> [<from_label>:<to_label>]
    script -scriptwire [selection]
This command executes the yosys commands in the specified file (default
behaviour), or commands embedded in the constant text value connected to the
selected wires.
In the default (file) case, the 2nd argument can be used to only execute the
section of the file between the specified labels. An empty from label is
synonymous with the beginning of the file and an empty to label is synonymous
with the end of the file.
If only one label is specified (without ':') then only the block
marked with that label (until the next label) is executed.
In "-scriptwire" mode, the commands on the selected wire(s) will be executed
in the scope of (and thus, relative to) the wires' owning module(s). This
'-module' mode can be exited by using the 'cd' command.
    select [ -add | -del | -set <name> ] {-read <filename> | <selection>}
    select [ -unset <name> ]
    select [ <assert_option> ] {-read <filename> | <selection>}
    select [ -list | -list-mod | -write <filename> | -count | -clear ]
    select -module <modname>
Most commands use the list of currently selected objects to determine which part
of the design to operate on. This command can be used to modify and view this
list of selected objects.
Note that many commands support an optional [selection] argument that can be
used to override the global selection for the command. The syntax of this
optional argument is identical to the syntax of the <selection> argument
described here.
    -add, -del
        add or remove the given objects to the current selection.
        without this options the current selection is replaced.
    -set <name>
        do not modify the current selection. instead save the new selection
        under the given name (see @<name> below). to save the current selection,
        use "select -set <name> %"
    -unset <name>
        do not modify the current selection. instead remove a previously saved
        selection under the given name (see @<name> below).
    -assert-none
        do not modify the current selection. instead assert that the given
        selection is empty. i.e. produce an error if any object or module
        matching the selection is found.
    -assert-any
        do not modify the current selection. instead assert that the given
        selection is non-empty. i.e. produce an error if no object or module
        matching the selection is found.
    -assert-mod-count N
        do not modify the current selection. instead assert that the given
        selection contains exactly N modules (partially or fully selected).
    -assert-count N
        do not modify the current selection. instead assert that the given
        selection contains exactly N objects.
    -assert-max N
        do not modify the current selection. instead assert that the given
        selection contains less than or exactly N objects.
    -assert-min N
        do not modify the current selection. instead assert that the given
        selection contains at least N objects.
    -list
        list all objects in the current selection
    -write <filename>
        like -list but write the output to the specified file
    -read <filename>
        read the specified file (written by -write)
    -count
        count all objects in the current selection
    -clear
        clear the current selection. this effectively selects the whole
        design. it also resets the selected module (see -module). use the
        command 'select *' to select everything but stay in the current module.
    -none
        create an empty selection. the current module is unchanged.
    -module <modname>
        limit the current scope to the specified module.
        the difference between this and simply selecting the module
        is that all object names are interpreted relative to this
        module after this command until the selection is cleared again.
When this command is called without an argument, the current selection
is displayed in a compact form (i.e. only the module name when a whole module
is selected).
The <selection> argument itself is a series of commands for a simple stack
machine. Each element on the stack represents a set of selected objects.
After this commands have been executed, the union of all remaining sets
on the stack is computed and used as selection for the command.
Pushing (selecting) object when not in -module mode:
    <mod_pattern>
        select the specified module(s)
    <mod_pattern>/<obj_pattern>
        select the specified object(s) from the module(s)
Pushing (selecting) object when in -module mode:
    <obj_pattern>
        select the specified object(s) from the current module
By default, patterns will not match black/white-box modules or their
contents. To include such objects, prefix the pattern with '='.
A <mod_pattern> can be a module name, wildcard expression (*, ?, [..])
matching module names, or one of the following:
    A:<pattern>, A:<pattern>=<pattern>
        all modules with an attribute matching the given pattern
        in addition to = also <, <=, >=, and > are supported
    N:<pattern>
        all modules with a name matching the given pattern
        (i.e. 'N:' is optional as it is the default matching rule)
An <obj_pattern> can be an object name, wildcard expression, or one of
the following:
    w:<pattern>
        all wires with a name matching the given wildcard pattern
    i:<pattern>, o:<pattern>, x:<pattern>
        all inputs (i:), outputs (o:) or any ports (x:) with matching names
    s:<size>, s:<min>:<max>
        all wires with a matching width
    m:<pattern>
        all memories with a name matching the given pattern
    c:<pattern>
        all cells with a name matching the given pattern
    t:<pattern>
        all cells with a type matching the given pattern
    t:@<name>
        all cells with a type matching a module in the saved selection <name>
    p:<pattern>
        all processes with a name matching the given pattern
    a:<pattern>
        all objects with an attribute name matching the given pattern
    a:<pattern>=<pattern>
        all objects with a matching attribute name-value-pair.
        in addition to = also <, <=, >=, and > are supported
    r:<pattern>, r:<pattern>=<pattern>
        cells with matching parameters. also with <, <=, >= and >.
    n:<pattern>
        all objects with a name matching the given pattern
        (i.e. 'n:' is optional as it is the default matching rule)
    @<name>
        push the selection saved prior with 'select -set <name> ...'
The following actions can be performed on the top sets on the stack:
    %
        push a copy of the current selection to the stack
    %%
        replace the stack with a union of all elements on it
    %n
        replace top set with its invert
    %u
        replace the two top sets on the stack with their union
    %i
        replace the two top sets on the stack with their intersection
    %d
        pop the top set from the stack and subtract it from the new top
    %D
        like %d but swap the roles of two top sets on the stack
    %c
        create a copy of the top set from the stack and push it
    %x[<num1>|*][.<num2>][:<rule>[:<rule>..]]
        expand top set <num1> num times according to the specified rules.
        (i.e. select all cells connected to selected wires and select all
        wires connected to selected cells) The rules specify which cell
        ports to use for this. the syntax for a rule is a '-' for exclusion
        and a '+' for inclusion, followed by an optional comma separated
        list of cell types followed by an optional comma separated list of
        cell ports in square brackets. a rule can also be just a cell or wire
        name that limits the expansion (is included but does not go beyond).
        select at most <num2> objects. a warning message is printed when this
        limit is reached. When '*' is used instead of <num1> then the process
        is repeated until no further object are selected.
    %ci[<num1>|*][.<num2>][:<rule>[:<rule>..]]
    %co[<num1>|*][.<num2>][:<rule>[:<rule>..]]
        similar to %x, but only select input (%ci) or output cones (%co)
    %xe[...] %cie[...] %coe
        like %x, %ci, and %co but only consider combinatorial cells
    %a
        expand top set by selecting all wires that are (at least in part)
        aliases for selected wires.
    %s
        expand top set by adding all modules that implement cells in selected
        modules
    %m
        expand top set by selecting all modules that contain selected objects
    %M
        select modules that implement selected cells
    %C
        select cells that implement selected modules
    %R[<num>]
        select <num> random objects from top selection (default 1)
Example: the following command selects all wires that are connected to a
'GATE' input of a 'SWITCH' cell:
    select */t:SWITCH %x:+[GATE] */t:SWITCH %d
    setattr [ -mod ] [ -set name value | -unset name ]... [selection]
Set/unset the given attributes on the selected objects. String values must be
passed in double quotes (").
When called with -mod, this command will set and unset attributes on modules
instead of objects within modules.
    setparam [ -type cell_type ] [ -set name value | -unset name ]... [selection]
Set/unset the given parameters on the selected cells. String values must be
passed in double quotes (").
The -type option can be used to change the cell type of the selected cells.
    setundef [options] [selection]
This command replaces undef (x) constants with defined (0/1) constants.
    -undriven
        also set undriven nets to constant values
    -expose
        also expose undriven nets as inputs (use with -undriven)
    -zero
        replace with bits cleared (0)
    -one
        replace with bits set (1)
    -undef
        replace with undef (x) bits, may be used with -undriven
    -anyseq
        replace with $anyseq drivers (for formal)
    -anyconst
        replace with $anyconst drivers (for formal)
    -random <seed>
        replace with random bits using the specified integer as seed
        value for the random number generator.
    -init
        also create/update init values for flip-flops
    -params
        replace undef in cell parameters
    share [options] [selection]
This pass merges shareable resources into a single resource. A SAT solver
is used to determine if two resources are share-able.
  -force
    Per default the selection of cells that is considered for sharing is
    narrowed using a list of cell types. With this option all selected
    cells are considered for resource sharing.
    IMPORTANT NOTE: If the -all option is used then no cells with internal
    state must be selected!
  -aggressive
    Per default some heuristics are used to reduce the number of cells
    considered for resource sharing to only large resources. This options
    turns this heuristics off, resulting in much more cells being considered
    for resource sharing.
  -fast
    Only consider the simple part of the control logic in SAT solving, resulting
    in much easier SAT problems at the cost of maybe missing some opportunities
    for resource sharing.
  -limit N
    Only perform the first N merges, then stop. This is useful for debugging.
    shell
This command enters the interactive command mode. This can be useful
in a script to interrupt the script at a certain point and allow for
interactive inspection or manual synthesis of the design at this point.
The command prompt of the interactive shell indicates the current
selection (see 'help select'):
    yosys>
        the entire design is selected
    yosys*>
        only part of the design is selected
    yosys [modname]>
        the entire module 'modname' is selected using 'select -module modname'
    yosys [modname]*>
        only part of current module 'modname' is selected
When in interactive shell, some errors (e.g. invalid command arguments)
do not terminate yosys but return to the command prompt.
This command is the default action if nothing else has been specified
on the command line.
Press Ctrl-D or type 'exit' to leave the interactive shell.
    show [options] [selection]
Create a graphviz DOT file for the selected part of the design and compile it
to a graphics file (usually SVG or PostScript).
    -viewer <viewer>
        Run the specified command with the graphics file as parameter.
        On Windows, this pauses yosys until the viewer exits.
        Use "-viewer none" to not run any command.
    -format <format>
        Generate a graphics file in the specified format. Use 'dot' to just
        generate a .dot file, or other <format> strings such as 'svg' or 'ps'
        to generate files in other formats (this calls the 'dot' command).
    -lib <verilog_or_rtlil_file>
        Use the specified library file for determining whether cell ports are
        inputs or outputs. This option can be used multiple times to specify
        more than one library.
        note: in most cases it is better to load the library before calling
        show with 'read_verilog -lib <filename>'. it is also possible to
        load liberty files with 'read_liberty -lib <filename>'.
    -prefix <prefix>
        generate <prefix>.* instead of ~/.yosys_show.*
    -color <color> <object>
        assign the specified color to the specified object. The object can be
        a single selection wildcard expressions or a saved set of objects in
        the @<name> syntax (see "help select" for details).
    -label <text> <object>
        assign the specified label text to the specified object. The object can
        be a single selection wildcard expressions or a saved set of objects in
        the @<name> syntax (see "help select" for details).
    -colors <seed>
        Randomly assign colors to the wires. The integer argument is the seed
        for the random number generator. Change the seed value if the colored
        graph still is ambiguous. A seed of zero deactivates the coloring.
    -colorattr <attribute_name>
        Use the specified attribute to assign colors. A unique color is
        assigned to each unique value of this attribute.
    -width
        annotate buses with a label indicating the width of the bus.
    -signed
        mark ports (A, B) that are declared as signed (using the [AB]_SIGNED
        cell parameter) with an asterisk next to the port name.
    -stretch
        stretch the graph so all inputs are on the left side and all outputs
        (including inout ports) are on the right side.
    -pause
        wait for the user to press enter to before returning
    -enum
        enumerate objects with internal ($-prefixed) names
    -long
        do not abbreviate objects with internal ($-prefixed) names
    -notitle
        do not add the module name as graph title to the dot file
    -nobg
        don't run viewer in the background, IE wait for the viewer tool to
        exit before returning
    -href
        adds href attribute to all items representing cells and wires, using
        src attribute of origin
When no <format> is specified, 'dot' is used. When no <format> and <viewer> is
specified, 'xdot' is used to display the schematic (POSIX systems only).
The generated output files are '~/.yosys_show.dot' and '~/.yosys_show.<format>',
unless another prefix is specified using -prefix <prefix>.
Yosys on Windows and YosysJS use different defaults: The output is written
to 'show.dot' in the current directory and new viewer is launched each time
the 'show' command is executed.
    shregmap [options] [selection]
This pass converts chains of $_DFF_[NP]_ gates to target specific shift register
primitives. The generated shift register will be of type $__SHREG_DFF_[NP]_ and
will use the same interface as the original $_DFF_*_ cells. The cell parameter
'DEPTH' will contain the depth of the shift register. Use a target-specific
'techmap' map file to convert those cells to the actual target cells.
    -minlen N
        minimum length of shift register (default = 2)
        (this is the length after -keep_before and -keep_after)
    -maxlen N
        maximum length of shift register (default = no limit)
        larger chains will be mapped to multiple shift register instances
    -keep_before N
        number of DFFs to keep before the shift register (default = 0)
    -keep_after N
        number of DFFs to keep after the shift register (default = 0)
    -clkpol pos|neg|any
        limit match to only positive or negative edge clocks. (default = any)
    -enpol pos|neg|none|any_or_none|any
        limit match to FFs with the specified enable polarity. (default = none)
    -match <cell_type>[:<d_port_name>:<q_port_name>]
        match the specified cells instead of $_DFF_N_ and $_DFF_P_. If
        ':<d_port_name>:<q_port_name>' is omitted then 'D' and 'Q' is used
        by default. E.g. the option '-clkpol pos' is just an alias for
        '-match $_DFF_P_', which is an alias for '-match $_DFF_P_:D:Q'.
    -params
        instead of encoding the clock and enable polarity in the cell name by
        deriving from the original cell name, simply name all generated cells
        $__SHREG_ and use CLKPOL and ENPOL parameters. An ENPOL value of 2 is
        used to denote cells without enable input. The ENPOL parameter is
        omitted when '-enpol none' (or no -enpol option) is passed.
    -zinit
        assume the shift register is automatically zero-initialized, so it
        becomes legal to merge zero initialized FFs into the shift register.
    -init
        map initialized registers to the shift reg, add an INIT parameter to
        generated cells with the initialization value. (first bit to shift out
        in LSB position)
    -tech greenpak4
        map to greenpak4 shift registers.
    sim [options] [top-level]
This command simulates the circuit using the given top-level module.
    -vcd <filename>
        write the simulation results to the given VCD file
    -fst <filename>
        write the simulation results to the given FST file
    -aiw <filename>
        write the simulation results to an AIGER witness file
        (requires a *.aim file via -map)
    -hdlname
        use the hdlname attribute when writing simulation results
        (preserves hierarchy in a flattened design)
    -x
        ignore constant x outputs in simulation file.
    -date
        include date and full version info in output.
    -clock <portname>
        name of top-level clock input
    -clockn <portname>
        name of top-level clock input (inverse polarity)
    -multiclock
        mark that witness file is multiclock.
    -reset <portname>
        name of top-level reset input (active high)
    -resetn <portname>
        name of top-level inverted reset input (active low)
    -rstlen <integer>
        number of cycles reset should stay active (default: 1)
    -zinit
        zero-initialize all uninitialized regs and memories
    -timescale <string>
        include the specified timescale declaration in the vcd
    -n <integer>
        number of clock cycles to simulate (default: 20)
    -noinitstate
        do not activate $initstate cells during the first cycle
    -a
        use all nets in VCD/FST operations, not just those with public names
    -w
        writeback mode: use final simulation state as new init state
    -r <filename>
        read simulation or formal results file
            File formats supported: FST, VCD, AIW, WIT and .yw
            VCD support requires vcd2fst external tool to be present
    -append <integer>
        number of extra clock cycles to simulate for a Yosys witness input
    -summary <filename>
        write a JSON summary to the given file
    -map <filename>
        read file with port and latch symbols, needed for AIGER witness input
    -scope <name>
        scope of simulation top model
    -at <time>
        sets start and stop time
    -start <time>
        start co-simulation in arbitary time (default 0)
    -stop <time>
        stop co-simulation in arbitary time (default END)
    -sim
        simulation with stimulus from FST (default)
    -sim-cmp
        co-simulation expect exact match
    -sim-gold
        co-simulation, x in simulation can match any value in FST
    -sim-gate
        co-simulation, x in FST can match any value in simulation
    -assert
        fail the simulation command if, in the course of simulating,
        any of the asserts in the design fail
    -fst-noinit
        do not initialize latches and memories from an input FST or VCD file
        (use the initial defined by the design instead)
    -q
        disable per-cycle/sample log message
    -d
        enable debug output
    simplemap [selection]
This pass maps a small selection of simple coarse-grain cells to yosys gate
primitives. The following internal cell types are mapped by this pass:
  $not, $pos, $and, $or, $xor, $xnor
  $reduce_and, $reduce_or, $reduce_xor, $reduce_xnor, $reduce_bool
  $logic_not, $logic_and, $logic_or, $mux, $tribuf
  $sr, $ff, $dff, $dffe, $dffsr, $dffsre, $adff, $adffe, $aldff, $aldffe, $sdff,
  $sdffe, $sdffce, $dlatch, $adlatch, $dlatchsr
    splice [options] [selection]
This command adds $slice and $concat cells to the design to make the splicing
of multi-bit signals explicit. This for example is useful for coarse grain
synthesis, where dedicated hardware is needed to splice signals.
    -sel_by_cell
        only select the cell ports to rewire by the cell. if the selection
        contains a cell, than all cell inputs are rewired, if necessary.
    -sel_by_wire
        only select the cell ports to rewire by the wire. if the selection
        contains a wire, than all cell ports driven by this wire are wired,
        if necessary.
    -sel_any_bit
        it is sufficient if the driver of any bit of a cell port is selected.
        by default all bits must be selected.
    -wires
        also add $slice and $concat cells to drive otherwise unused wires.
    -no_outputs
        do not rewire selected module outputs.
    -port <name>
        only rewire cell ports with the specified name. can be used multiple
        times. implies -no_output.
    -no_port <name>
        do not rewire cell ports with the specified name. can be used multiple
        times. can not be combined with -port <name>.
By default selected output wires and all cell ports of selected cells driven
by selected wires are rewired.
    splitcells [options] [selection]
This command splits multi-bit cells into smaller chunks, based on usage of the
cell output bits.
This command operates only in cells such as $or, $and, and $mux, that are easily
cut into bit-slices.
    -format char1[char2[char3]]
        the first char is inserted between the cell name and the bit index, the
        second char is appended to the cell name. e.g. -format () creates cell
        names like 'mycell(42)'. the 3rd character is the range separation
        character when creating multi-bit cells. the default is '[]:'.
    splitnets [options] [selection]
This command splits multi-bit nets into single-bit nets.
    -format char1[char2[char3]]
        the first char is inserted between the net name and the bit index, the
        second char is appended to the netname. e.g. -format () creates net
        names like 'mysignal(42)'. the 3rd character is the range separation
        character when creating multi-bit wires. the default is '[]:'.
    -ports
        also split module ports. per default only internal signals are split.
    -driver
        don't blindly split nets in individual bits. instead look at the driver
        and split nets so that no driver drives only part of a net.
    sta [options] [selection]
This command performs static timing analysis on the design. (Only considers
paths within a single module, so the design must be flattened.)
    stat [options] [selection]
Print some statistics (number of objects) on the selected portion of the
design.
    -top <module>
        print design hierarchy with this module as top. if the design is fully
        selected and a module has the 'top' attribute set, this module is used
        default value for this option.
    -liberty <liberty_file>
        use cell area information from the provided liberty file
    -tech <technology>
        print area estimate for the specified technology. Currently supported
        values for <technology>: xilinx, cmos
    -width
        annotate internal cell types with their word width.
        e.g. $add_8 for an 8 bit wide $add cell.
    -json
        output the statistics in a machine-readable JSON format.
        this is output to the console; use "tee" to output to a file.
    submod [options] [selection]
This pass identifies all cells with the 'submod' attribute and moves them to
a newly created module. The value of the attribute is used as name for the
cell that replaces the group of cells with the same attribute value.
This pass can be used to create a design hierarchy in flat design. This can
be useful for analyzing or reverse-engineering a design.
This pass only operates on completely selected modules with no processes
or memories.
    -copy
        by default the cells are 'moved' from the source module and the source
        module will use an instance of the new module after this command is
        finished. call with -copy to not modify the source module.
    -name <name>
        don't use the 'submod' attribute but instead use the selection. only
        objects from one module might be selected. the value of the -name option
        is used as the value of the 'submod' attribute instead.
    -hidden
        instead of creating submodule ports with public names, create ports with
        private names so that a subsequent 'flatten; clean' call will restore
        the original module with original public names.
    supercover [options] [selection]
This command adds two cover cells for each bit of each selected wire, one
checking for a hi signal level and one checking for lo level.
    synth [options]
This command runs the default synthesis script. This command does not operate
on partly selected designs.
    -top <module>
        use the specified module as top module (default='top')
    -auto-top
        automatically determine the top of the design hierarchy
    -flatten
        flatten the design before synthesis. this will pass '-auto-top' to
        'hierarchy' if no top module is specified.
    -encfile <file>
        passed to 'fsm_recode' via 'fsm'
    -lut <k>
        perform synthesis for a k-LUT architecture.
    -nofsm
        do not run FSM optimization
    -noabc
        do not run abc (as if yosys was compiled without ABC support)
    -booth
        run the booth pass to map $mul to Booth encoded multipliers
    -noalumacc
        do not run 'alumacc' pass. i.e. keep arithmetic operators in
        their direct form ($add, $sub, etc.).
    -nordff
        passed to 'memory'. prohibits merging of FFs into memory read ports
    -noshare
        do not run SAT-based resource sharing
    -run <from_label>[:<to_label>]
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -abc9
        use new ABC9 flow (EXPERIMENTAL)
    -flowmap
        use FlowMap LUT techmapping instead of ABC
    -no-rw-check
        marks all recognized read ports as "return don't-care value on
        read/write collision" (same result as setting the no_rw_check
        attribute on all memories).
    -extra-map filename
        source extra rules from the given file to complement the default
        mapping library in the `techmap` step. this option can be
        repeated.
The following commands are executed by this synthesis command:
    begin:
        hierarchy -check [-top <top> | -auto-top]
    coarse:
        proc
        flatten      (if -flatten)
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm          (unless -nofsm)
        opt
        wreduce
        peepopt
        opt_clean
        techmap -map +/cmp2lut.v -map +/cmp2lcu.v     (if -lut)
        booth        (if -booth)
        alumacc      (unless -noalumacc)
        share        (unless -noshare)
        opt
        memory -nomap
        opt_clean
    fine:
        opt -fast -full
        memory_map
        opt -full
        techmap                      (unless -extra-map)
        techmap -map +/techmap.v -map <inject>      (if -extra-map)
        techmap -map +/gate2lut.v    (if -noabc and -lut)
        clean; opt_lut               (if -noabc and -lut)
        flowmap -maxlut K            (if -flowmap and -lut)
        opt -fast
        abc -fast           (unless -noabc, unless -lut)
        abc -fast -lut k    (unless -noabc, if -lut)
        opt -fast           (unless -noabc)
    check:
        hierarchy -check
        stat
        check
    synth_achronix [options]
This command runs synthesis for Achronix Speedster eFPGAs. This work is still experimental.
    -top <module>
        use the specified module as top module (default='top')
    -vout <file>
        write the design to the specified Verilog netlist file. writing of an
        output file is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -retime
        run 'abc' with '-dff -D 1' options
The following commands are executed by this synthesis command:
    begin:
        read_verilog -sv -lib +/achronix/speedster22i/cells_sim.v
        hierarchy -check -top <top>
    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout
    coarse:
        synth -run coarse
    fine:
        opt -fast -mux_undef -undriven -fine -full
        memory_map
        opt -undriven -fine
        opt -fine
        techmap -map +/techmap.v
        opt -full
        clean -purge
        setundef -undriven -zero
        dfflegalize -cell $_DFF_P_ x
        abc -markgroups -dff -D 1    (only if -retime)
    map_luts:
        abc -lut 4
        clean
    map_cells:
        iopadmap -bits -outpad $__outpad I:O -inpad $__inpad O:I
        techmap -map +/achronix/speedster22i/cells_map.v
        clean -purge
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    vout:
        write_verilog -nodec -attr2comment -defparam -renameprefix syn_ <file-name>
    synth_anlogic [options]
This command runs synthesis for Anlogic FPGAs.
    -top <module>
        use the specified module as top module
    -edif <file>
        write the design to the specified EDIF file. writing of an output file
        is omitted if this parameter is not specified.
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -retime
        run 'abc' with '-dff -D 1' options
    -nolutram
        do not use EG_LOGIC_DRAM16X4 cells in output netlist
    -nobram
        do not use EG_PHY_BRAM or EG_PHY_BRAM32K cells in output netlist
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib +/anlogic/cells_sim.v +/anlogic/eagle_bb.v
        hierarchy -check -top <top>
    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout
    coarse:
        synth -run coarse
    map_ram:
        memory_libmap -lib +/anlogic/lutrams.txt -lib +/anlogic/brams.txt [-no-auto-block] [-no-auto-distributed]    (-no-auto-block if -nobram, -no-auto-distributed if -nolutram)
        techmap -map +/anlogic/lutrams_map.v -map +/anlogic/brams_map.v
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
    map_gates:
        techmap -map +/techmap.v -map +/anlogic/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)
    map_ffs:
        dfflegalize -cell $_DFFE_P??P_ r -cell $_SDFFE_P??P_ r -cell $_DLATCH_N??_ r
        techmap -D NO_LUT -map +/anlogic/cells_map.v
        opt_expr -mux_undef
        simplemap
    map_luts:
        abc -lut 4:6
        clean
    map_cells:
        techmap -map +/anlogic/cells_map.v
        clean
    map_anlogic:
        anlogic_fixcarry
        anlogic_eqn
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    edif:
        write_edif <file-name>
    json:
        write_json <file-name>
    synth_coolrunner2 [options]
This command runs synthesis for Coolrunner-II CPLDs. This work is experimental.
It is intended to be used with https://github.com/azonenberg/openfpga as the
place-and-route.
    -top <module>
        use the specified module as top module (default='top')
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -retime
        run 'abc' with '-dff -D 1' options
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib +/coolrunner2/cells_sim.v
        hierarchy -check -top <top>
    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
    coarse:
        synth -run coarse
    fine:
        extract_counter -dir up -allow_arst no
        techmap -map +/coolrunner2/cells_counter_map.v
        clean
        opt -fast -full
        techmap -map +/techmap.v -map +/coolrunner2/cells_latch.v
        opt -fast
        dfflibmap -prepare -liberty +/coolrunner2/xc2_dff.lib
    map_tff:
        abc -g AND,XOR
        clean
        extract -map +/coolrunner2/tff_extract.v
    map_pla:
        abc -sop -I 40 -P 56
        clean
    map_cells:
        dfflibmap -liberty +/coolrunner2/xc2_dff.lib
        dffinit -ff FDCP Q INIT
        dffinit -ff FDCP_N Q INIT
        dffinit -ff FTCP Q INIT
        dffinit -ff FTCP_N Q INIT
        dffinit -ff LDCP Q INIT
        dffinit -ff LDCP_N Q INIT
        coolrunner2_sop
        clean
        iopadmap -bits -inpad IBUF O:I -outpad IOBUFE I:IO -inoutpad IOBUFE O:IO -toutpad IOBUFE E:I:IO -tinoutpad IOBUFE E:O:I:IO
        attrmvcp -attr src -attr LOC t:IOBUFE n:*
        attrmvcp -attr src -attr LOC -driven t:IBUF n:*
        coolrunner2_fixup
        splitnets
        clean
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    json:
        write_json <file-name>
    synth_easic [options]
This command runs synthesis for eASIC platform.
    -top <module>
        use the specified module as top module
    -vlog <file>
        write the design to the specified structural Verilog file. writing of
        an output file is omitted if this parameter is not specified.
    -etools <path>
        set path to the eTools installation. (default=/opt/eTools)
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -retime
        run 'abc' with '-dff -D 1' options
The following commands are executed by this synthesis command:
    begin:
        read_liberty -lib <etools_phys_clk_lib>
        read_liberty -lib <etools_logic_lut_lib>
        hierarchy -check -top <top>
    flatten:    (unless -noflatten)
        proc
        flatten
    coarse:
        synth -run coarse
    fine:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
        techmap
        opt -fast
        abc -dff -D 1     (only if -retime)
        opt_clean    (only if -retime)
    map:
        dfflibmap -liberty <etools_phys_clk_lib>
        abc -liberty <etools_logic_lut_lib>
        opt_clean
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    vlog:
        write_verilog -noexpr -attr2comment <file-name>
    synth_ecp5 [options]
This command runs synthesis for ECP5 FPGAs.
    -top <module>
        use the specified module as top module
    -blif <file>
        write the design to the specified BLIF file. writing of an output file
        is omitted if this parameter is not specified.
    -edif <file>
        write the design to the specified EDIF file. writing of an output file
        is omitted if this parameter is not specified.
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -dff
        run 'abc'/'abc9' with -dff option
    -retime
        run 'abc' with '-dff -D 1' options
    -noccu2
        do not use CCU2 cells in output netlist
    -nodffe
        do not use flipflops with CE in output netlist
    -nobram
        do not use block RAM cells in output netlist
    -nolutram
        do not use LUT RAM cells in output netlist
    -nowidelut
        do not use PFU muxes to implement LUTs larger than LUT4s
    -asyncprld
        use async PRLD mode to implement ALDFF (EXPERIMENTAL)
    -abc2
        run two passes of 'abc' for slightly improved logic density
    -noabc9
        disable use of new ABC9 flow
    -vpr
        generate an output netlist (and BLIF file) suitable for VPR
        (this feature is experimental and incomplete)
    -iopad
        insert IO buffers
    -nodsp
        do not map multipliers to MULT18X18D
    -no-rw-check
        marks all recognized read ports as "return don't-care value on
        read/write collision" (same result as setting the no_rw_check
        attribute on all memories).
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib -specify +/ecp5/cells_sim.v +/ecp5/cells_bb.v
        hierarchy -check -top <top>
    coarse:
        proc
        flatten
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
        techmap -map +/mul2dsp.v -map +/ecp5/dsp_map.v -D DSP_A_MAXWIDTH=18 -D DSP_B_MAXWIDTH=18  -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2  -D DSP_NAME=$__MUL18X18    (unless -nodsp)
        chtype -set $mul t:$__soft_mul    (unless -nodsp)
        alumacc
        opt
        memory -nomap [-no-rw-check]
        opt_clean
    map_ram:
        memory_libmap -lib +/ecp5/lutrams.txt -lib +/ecp5/brams.txt [-no-auto-block] [-no-auto-distributed]    (-no-auto-block if -nobram, -no-auto-distributed if -nolutram)
        techmap -map +/ecp5/lutrams_map.v -map +/ecp5/brams_map.v
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
    map_gates:
        techmap -map +/techmap.v -map +/ecp5/arith_map.v
        iopadmap -bits -outpad OB I:O -inpad IB O:I -toutpad OBZ ~T:I:O -tinoutpad BB ~T:O:I:B A:top    (only if '-iopad')
        attrmvcp -attr src -attr LOC t:OB %x:+[O] t:OBZ %x:+[O] t:BB %x:+[B]
        attrmvcp -attr src -attr LOC -driven t:IB %x:+[I]
        opt -fast
        abc -dff -D 1    (only if -retime)
    map_ffs:
        opt_clean
        dfflegalize -cell $_DFF_?_ 01 -cell $_DFF_?P?_ r -cell $_SDFF_?P?_ r [-cell $_DFFE_??_ 01 -cell $_DFFE_?P??_ r -cell $_SDFFE_?P??_ r] [-cell $_ALDFF_?P_ x -cell $_ALDFFE_?P?_ x] [-cell $_DLATCH_?_ x]    ($_ALDFF_*_ only if -asyncprld, $_DLATCH_* only if not -asyncprld, $_*DFFE_* only if not -nodffe)
        zinit -all w:* t:$_DFF_?_ t:$_DFFE_??_ t:$_SDFF*    (only if -abc9 and -dff)
        techmap -D NO_LUT -map +/ecp5/cells_map.v
        opt_expr -undriven -mux_undef
        simplemap
        lattice_gsr
        attrmvcp -copy -attr syn_useioff
        opt_clean
    map_luts:
        abc          (only if -abc2)
        techmap -map +/ecp5/latches_map.v    (skip if -asyncprld)
        abc9 -W 300
        clean
    map_cells:
        techmap -map +/ecp5/cells_map.v    (skip if -vpr)
        opt_lut_ins -tech lattice
        clean
    check:
        autoname
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    blif:
        opt_clean -purge                                     (vpr mode)
        write_blif -attr -cname -conn -param <file-name>     (vpr mode)
        write_blif -gates -attr -param <file-name>           (non-vpr mode)
    edif:
        write_edif <file-name>
    json:
        write_json <file-name>
    synth_efinix [options]
This command runs synthesis for Efinix FPGAs.
    -top <module>
        use the specified module as top module
    -edif <file>
        write the design to the specified EDIF file. writing of an output file
        is omitted if this parameter is not specified.
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -retime
        run 'abc' with '-dff -D 1' options
    -nobram
        do not use EFX_RAM_5K cells in output netlist
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib +/efinix/cells_sim.v
        hierarchy -check -top <top>
    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout
    coarse:
        synth -run coarse
    map_ram:
        memory_libmap -lib +/efinix/brams.txt [-no-auto-block]    (-no-auto-block if -nobram)
        techmap -map +/efinix/brams_map.v
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
    map_gates:
        techmap -map +/techmap.v -map +/efinix/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)
    map_ffs:
        dfflegalize -cell $_DFFE_????_ 0 -cell $_SDFFE_????_ 0 -cell $_SDFFCE_????_ 0 -cell $_DLATCH_?_ x
        techmap -D NO_LUT -map +/efinix/cells_map.v
        opt_expr -mux_undef
        simplemap
    map_luts:
        abc -lut 4
        clean
    map_cells:
        techmap -map +/efinix/cells_map.v
        clean
    map_gbuf:
        clkbufmap -buf $__EFX_GBUF O:I
        techmap -map +/efinix/gbuf_map.v
        efinix_fixcarry
        clean
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    edif:
        write_edif <file-name>
    json:
        write_json <file-name>
    synth_fabulous [options]
This command runs synthesis for FPGA fabrics generated with FABulous. This command does not operate
on partly selected designs.
    -top <module>
        use the specified module as top module (default='top')
    -auto-top
        automatically determine the top of the design hierarchy
    -blif <file>
        write the design to the specified BLIF file. writing of an output file
        is omitted if this parameter is not specified.
    -edif <file>
        write the design to the specified EDIF file. writing of an output file
        is omitted if this parameter is not specified.
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -lut <k>
        perform synthesis for a k-LUT architecture (default 4).
    -vpr
        perform synthesis for the FABulous VPR flow (using slightly different techmapping).
    -plib <primitive_library.v>
        use the specified Verilog file as a primitive library.
    -extra-plib <primitive_library.v>
        use the specified Verilog file for extra primitives (can be specified multiple
        times).
    -extra-map <techamp.v>
        use the specified Verilog file for extra techmap rules (can be specified multiple
        times).
    -encfile <file>
        passed to 'fsm_recode' via 'fsm'
    -nofsm
        do not run FSM optimization
    -noalumacc
        do not run 'alumacc' pass. i.e. keep arithmetic operators in
        their direct form ($add, $sub, etc.).
    -carry <none|ha>
        carry mapping style (none, half-adders, ...) default=none
    -noregfile
        do not map register files
    -iopad
        enable automatic insertion of IO buffers (otherwise a wrapper
        with manually inserted and constrained IO should be used.)
    -complex-dff
        enable support for FFs with enable and synchronous SR (must also be
        supported by the target fabric.)
    -noflatten
        do not flatten design after elaboration
    -nordff
        passed to 'memory'. prohibits merging of FFs into memory read ports
    -noshare
        do not run SAT-based resource sharing
    -run <from_label>[:<to_label>]
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -no-rw-check
        marks all recognized read ports as "return don't-care value on
        read/write collision" (same result as setting the no_rw_check
        attribute on all memories).
The following commands are executed by this synthesis command:
        read_verilog  -lib +/fabulous/prims.v
        read_verilog -lib <extra_plib.v>    (for each -extra-plib)
    begin:
        hierarchy -check
        proc
    flatten:    (unless -noflatten)
        flatten
        tribuf -logic
        deminout
    coarse:
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm          (unless -nofsm)
        opt
        wreduce
        peepopt
        opt_clean
        techmap -map +/cmp2lut.v -map +/cmp2lcu.v     (if -lut)
        alumacc      (unless -noalumacc)
        share        (unless -noshare)
        opt
        memory -nomap
        opt_clean
    map_ram:    (unless -noregfile)
        memory_libmap -lib +/fabulous/ram_regfile.txt
        techmap -map +/fabulous/regfile_map.v
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
    map_gates:
        opt -full
        techmap -map +/techmap.v -map +/fabulous/arith_map.v -D ARITH_<carry>
        opt -fast
    map_iopad:    (if -iopad)
        opt -full
        iopadmap -bits -outpad $__FABULOUS_OBUF I:PAD -inpad $__FABULOUS_IBUF O:PAD -toutpad IO_1_bidirectional_frame_config_pass ~T:I:PAD -tinoutpad IO_1_bidirectional_frame_config_pass ~T:O:I:PAD A:top    (skip if '-noiopad')
        techmap -map +/fabulous/io_map.v
    map_ffs:
        dfflegalize -cell $_DFF_P_ 0 -cell $_DLATCH_?_ x    without -complex-dff
        techmap -map +/fabulous/latches_map.v
        techmap -map +/fabulous/ff_map.v
        techmap -map <extra_map.v>...    (for each -extra-map)
        clean
    map_luts:
        abc -lut 4 -dress
        clean
    map_cells:
        techmap -D LUT_K=4 -map +/fabulous/cells_map.v
        clean
    check:
        hierarchy -check
        stat
    blif:
        opt_clean -purge
        write_blif -attr -cname -conn -param <file-name>
    json:
        write_json <file-name>
    synth_gatemate [options]
This command runs synthesis for Cologne Chip AG GateMate FPGAs.
    -top <module>
        use the specified module as top module.
    -vlog <file>
        write the design to the specified verilog file. Writing of an output
        file is omitted if this parameter is not specified.
    -json <file>
        write the design to the specified JSON file. Writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). An empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis.
    -nobram
        do not use CC_BRAM_20K or CC_BRAM_40K cells in output netlist.
    -noaddf
        do not use CC_ADDF full adder cells in output netlist.
    -nomult
        do not use CC_MULT multiplier cells in output netlist.
    -nomx8, -nomx4
        do not use CC_MX{8,4} multiplexer cells in output netlist.
    -luttree
        use new LUT tree mapping approach (EXPERIMENTAL).
    -dff
        run 'abc' with -dff option
    -retime
        run 'abc' with '-dff -D 1' options
    -noiopad
        disable I/O buffer insertion (useful for hierarchical or 
        out-of-context flows).
    -noclkbuf
        disable automatic clock buffer insertion.
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib -specify +/gatemate/cells_sim.v +/gatemate/cells_bb.v
        hierarchy -check -top <top>
    prepare:
        proc
        flatten
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
        muxpack
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
    map_mult:    (skip if '-nomult')
        techmap -map +/gatemate/mul_map.v
    coarse:
        alumacc
        opt
        memory -nomap
        opt_clean
    map_bram:    (skip if '-nobram')
        memory_libmap -lib +/gatemate/brams.txt
        techmap -map +/gatemate/brams_map.v
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
    map_gates:
        techmap -map +/techmap.v  -map +/gatemate/arith_map.v
        opt -fast
    map_io:    (skip if '-noiopad')
        iopadmap -bits -inpad CC_IBUF Y:I -outpad CC_OBUF A:O -toutpad CC_TOBUF ~T:A:O -tinoutpad CC_IOBUF ~T:Y:A:IO
        clean
    map_regs:
        opt_clean
        dfflegalize -cell $_DFFE_????_ 01 -cell $_DLATCH_???_ 01
        techmap -map +/gatemate/reg_map.v
        opt_expr -mux_undef
        simplemap
        opt_clean
    map_muxs:
        muxcover  -mux4 -mux8
        opt -full
        techmap -map +/gatemate/mux_map.v
    map_luts:
        abc  -genlib +/gatemate/lut_tree_cells.genlib    (with -luttree)
        techmap -map +/gatemate/lut_tree_map.v    (with -luttree)
        gatemate_foldinv    (with -luttree)
        techmap -map +/gatemate/inv_map.v    (with -luttree)
        abc  -dress -lut 4    (without -luttree)
        clean
    map_cells:
        techmap -map +/gatemate/lut_map.v
        clean
    map_bufg:    (skip if '-noclkbuf')
        clkbufmap -buf CC_BUFG O:I
        clean
    check:
        hierarchy -check
        stat -width
        check -noinit
        blackbox =A:whitebox
    vlog:
        opt_clean -purge
        write_verilog -noattr <file-name>
    json:
        write_json <file-name>
    synth_gowin [options]
This command runs synthesis for Gowin FPGAs. This work is experimental.
    -top <module>
        use the specified module as top module (default='top')
    -vout <file>
        write the design to the specified Verilog netlist file. writing of an
        output file is omitted if this parameter is not specified.
    -json <file>
        write the design to the specified JSON netlist file. writing of an
        output file is omitted if this parameter is not specified.
        This disables features not yet supported by nexpnr-gowin.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -nodffe
        do not use flipflops with CE in output netlist
    -nobram
        do not use BRAM cells in output netlist
    -nolutram
        do not use distributed RAM cells in output netlist
    -noflatten
        do not flatten design before synthesis
    -retime
        run 'abc' with '-dff -D 1' options
    -nowidelut
        do not use muxes to implement LUTs larger than LUT4s
    -noiopads
        do not emit IOB at top level ports
    -noalu
        do not use ALU cells
    -noabc9
        disable use of new ABC9 flow
    -no-rw-check
        marks all recognized read ports as "return don't-care value on
        read/write collision" (same result as setting the no_rw_check
        attribute on all memories).
The following commands are executed by this synthesis command:
    begin:
        read_verilog -specify -lib +/gowin/cells_sim.v
        read_verilog -specify -lib +/gowin/cells_xtra.v
        hierarchy -check -top <top>
    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout
    coarse:
        synth -run coarse [-no-rw-check]
    map_ram:
        memory_libmap -lib +/gowin/lutrams.txt -lib +/gowin/brams.txt [-no-auto-block] [-no-auto-distributed]    (-no-auto-block if -nobram, -no-auto-distributed if -nolutram)
        techmap -map +/gowin/lutrams_map.v -map +/gowin/brams_map.v
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
    map_gates:
        techmap -map +/techmap.v -map +/gowin/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)
        iopadmap -bits -inpad IBUF O:I -outpad OBUF I:O -toutpad TBUF ~OEN:I:O -tinoutpad IOBUF ~OEN:O:I:IO    (unless -noiopads)
    map_ffs:
        opt_clean
        dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_?P_ 0 -cell $_SDFF_?P?_ r -cell $_SDFFE_?P?P_ r -cell $_DFF_?P?_ r -cell $_DFFE_?P?P_ r
        techmap -map +/gowin/cells_map.v
        opt_expr -mux_undef
        simplemap
    map_luts:
        read_verilog -icells -lib -specify +/abc9_model.v
        abc9 -maxlut 8 -W 500
        clean
    map_cells:
        techmap -map +/gowin/cells_map.v
        opt_lut_ins -tech gowin
        setundef -undriven -params -zero
        hilomap -singleton -hicell VCC V -locell GND G
        splitnets -ports    (only if -vout used)
        clean
        autoname
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    vout:
        write_verilog -simple-lhs -decimal -attr2comment -defparam -renameprefix gen <file-name>
        write_json <file-name>
    synth_greenpak4 [options]
This command runs synthesis for GreenPAK4 FPGAs. This work is experimental.
It is intended to be used with https://github.com/azonenberg/openfpga as the
place-and-route.
    -top <module>
        use the specified module as top module (default='top')
    -part <part>
        synthesize for the specified part. Valid values are SLG46140V,
        SLG46620V, and SLG46621V (default).
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -retime
        run 'abc' with '-dff -D 1' options
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib +/greenpak4/cells_sim.v
        hierarchy -check -top <top>
    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
    coarse:
        synth -run coarse
    fine:
        extract_counter -pout GP_DCMP,GP_DAC -maxwidth 14
        clean
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
        techmap -map +/techmap.v -map +/greenpak4/cells_latch.v
        dfflibmap -prepare -liberty +/greenpak4/gp_dff.lib
        opt -fast -noclkinv -noff
        abc -dff -D 1    (only if -retime)
    map_luts:
        nlutmap -assert -luts 0,6,8,2     (for -part SLG46140V)
        nlutmap -assert -luts 2,8,16,2    (for -part SLG46620V)
        nlutmap -assert -luts 2,8,16,2    (for -part SLG46621V)
        clean
    map_cells:
        shregmap -tech greenpak4
        dfflibmap -liberty +/greenpak4/gp_dff.lib
        dffinit -ff GP_DFF Q INIT
        dffinit -ff GP_DFFR Q INIT
        dffinit -ff GP_DFFS Q INIT
        dffinit -ff GP_DFFSR Q INIT
        iopadmap -bits -inpad GP_IBUF OUT:IN -outpad GP_OBUF IN:OUT -inoutpad GP_OBUF OUT:IN -toutpad GP_OBUFT OE:IN:OUT -tinoutpad GP_IOBUF OE:OUT:IN:IO
        attrmvcp -attr src -attr LOC t:GP_OBUF t:GP_OBUFT t:GP_IOBUF n:*
        attrmvcp -attr src -attr LOC -driven t:GP_IBUF n:*
        techmap -map +/greenpak4/cells_map.v
        greenpak4_dffinv
        clean
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    json:
        write_json <file-name>
    synth_ice40 [options]
This command runs synthesis for iCE40 FPGAs.
    -device < hx | lp | u >
        relevant only for '-abc9' flow, optimise timing for the specified
        device. default: hx
    -top <module>
        use the specified module as top module
    -blif <file>
        write the design to the specified BLIF file. writing of an output file
        is omitted if this parameter is not specified.
    -edif <file>
        write the design to the specified EDIF file. writing of an output file
        is omitted if this parameter is not specified.
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -dff
        run 'abc'/'abc9' with -dff option
    -retime
        run 'abc' with '-dff -D 1' options
    -nocarry
        do not use SB_CARRY cells in output netlist
    -nodffe
        do not use SB_DFFE* cells in output netlist
    -dffe_min_ce_use <min_ce_use>
        do not use SB_DFFE* cells if the resulting CE line would go to less
        than min_ce_use SB_DFFE* in output netlist
    -nobram
        do not use SB_RAM40_4K* cells in output netlist
    -spram
        enable automatic inference of SB_SPRAM256KA
    -dsp
        use iCE40 UltraPlus DSP cells for large arithmetic
    -noabc
        use built-in Yosys LUT techmapping instead of abc
    -abc2
        run two passes of 'abc' for slightly improved logic density
    -vpr
        generate an output netlist (and BLIF file) suitable for VPR
        (this feature is experimental and incomplete)
    -noabc9
        disable use of new ABC9 flow
    -flowmap
        use FlowMap LUT techmapping instead of abc (EXPERIMENTAL)
    -no-rw-check
        marks all recognized read ports as "return don't-care value on
        read/write collision" (same result as setting the no_rw_check
        attribute on all memories).
The following commands are executed by this synthesis command:
    begin:
        read_verilog -D ICE40_HX -lib -specify +/ice40/cells_sim.v
        hierarchy -check -top <top>
        proc
    flatten:    (unless -noflatten)
        flatten
        tribuf -logic
        deminout
    coarse:
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
        memory_dff [-no-rw-check]
        wreduce t:$mul
        techmap -map +/mul2dsp.v -map +/ice40/dsp_map.v -D DSP_A_MAXWIDTH=16 -D DSP_B_MAXWIDTH=16 -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2 -D DSP_Y_MINWIDTH=11 -D DSP_NAME=$__MUL16X16    (if -dsp)
        select a:mul2dsp                  (if -dsp)
        setattr -unset mul2dsp            (if -dsp)
        opt_expr -fine                    (if -dsp)
        wreduce                           (if -dsp)
        select -clear                     (if -dsp)
        ice40_dsp                         (if -dsp)
        chtype -set $mul t:$__soft_mul    (if -dsp)
        alumacc
        opt
        memory -nomap [-no-rw-check]
        opt_clean
    map_ram:
        memory_libmap -lib +/ice40/brams.txt -lib +/ice40/spram.txt [-no-auto-huge] [-no-auto-block]    (-no-auto-huge unless -spram, -no-auto-block if -nobram)
        techmap -map +/ice40/brams_map.v -map +/ice40/spram_map.v
        ice40_braminit
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
    map_gates:
        ice40_wrapcarry
        techmap -map +/techmap.v -map +/ice40/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)
        ice40_opt
    map_ffs:
        dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_?P_ 0 -cell $_DFF_?P?_ 0 -cell $_DFFE_?P?P_ 0 -cell $_SDFF_?P?_ 0 -cell $_SDFFCE_?P?P_ 0 -cell $_DLATCH_?_ x -mince -1
        techmap -map +/ice40/ff_map.v
        opt_expr -mux_undef
        simplemap
        ice40_opt -full
    map_luts:
        abc          (only if -abc2)
        ice40_opt    (only if -abc2)
        techmap -map +/ice40/latches_map.v
        simplemap                                   (if -noabc or -flowmap)
        techmap -map +/gate2lut.v -D LUT_WIDTH=4    (only if -noabc)
        flowmap -maxlut 4    (only if -flowmap)
        read_verilog -D ICE40_HX -icells -lib -specify +/ice40/abc9_model.v
        abc9  -W 250
        ice40_wrapcarry -unwrap
        techmap -map +/ice40/ff_map.v
        clean
        opt_lut -tech ice40
    map_cells:
        techmap -map +/ice40/cells_map.v    (skip if -vpr)
        clean
    check:
        autoname
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    blif:
        opt_clean -purge                                     (vpr mode)
        write_blif -attr -cname -conn -param <file-name>     (vpr mode)
        write_blif -gates -attr -param <file-name>           (non-vpr mode)
    edif:
        write_edif <file-name>
    json:
        write_json <file-name>
    synth_intel [options]
This command runs synthesis for Intel FPGAs.
    -family <max10 | cyclone10lp | cycloneiv | cycloneive>
        generate the synthesis netlist for the specified family.
        MAX10 is the default target if no family argument specified.
        For Cyclone IV GX devices, use cycloneiv argument; for Cyclone IV E, use
        cycloneive. For Cyclone V and Cyclone 10 GX, use the synth_intel_alm
        backend instead.
    -top <module>
        use the specified module as top module (default='top')
    -vqm <file>
        write the design to the specified Verilog Quartus Mapping File. Writing
        of an output file is omitted if this parameter is not specified.
        Note that this backend has not been tested and is likely incompatible
        with recent versions of Quartus.
    -vpr <file>
        write BLIF files for VPR flow experiments. The synthesized BLIF output
        file is not compatible with the Quartus flow. Writing of an
        output file is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -iopads
        use IO pad cells in output netlist
    -nobram
        do not use block RAM cells in output netlist
    -noflatten
        do not flatten design before synthesis
    -retime
        run 'abc' with '-dff -D 1' options
The following commands are executed by this synthesis command:
    begin:
    family:
        read_verilog -sv -lib +/intel/max10/cells_sim.v
        read_verilog -sv -lib +/intel/common/m9k_bb.v
        read_verilog -sv -lib +/intel/common/altpll_bb.v
        hierarchy -check -top <top>
    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout
    coarse:
        synth -run coarse
    map_bram:    (skip if -nobram)
        memory_bram -rules +/intel/common/brams_m9k.txt    (if applicable for family)
        techmap -map +/intel/common/brams_map_m9k.v    (if applicable for family)
    map_ffram:
        opt -fast -mux_undef -undriven -fine -full
        memory_map
        opt -undriven -fine
        techmap -map +/techmap.v
        opt -full
        clean -purge
        setundef -undriven -zero
        abc -markgroups -dff -D 1    (only if -retime)
    map_ffs:
        dfflegalize -cell $_DFFE_PN0P_ 01
        techmap -map +/intel/common/ff_map.v
    map_luts:
        abc -lut 4
        clean
    map_cells:
        iopadmap -bits -outpad $__outpad I:O -inpad $__inpad O:I    (if -iopads)
        techmap -map +/intel/max10/cells_map.v
        clean -purge
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    vqm:
        write_verilog -attr2comment -defparam -nohex -decimal -renameprefix syn_ <file-name>
    vpr:
        opt_clean -purge
        write_blif <file-name>
WARNING: THE 'synth_intel' COMMAND IS EXPERIMENTAL.
    synth_intel_alm [options]
This command runs synthesis for ALM-based Intel FPGAs.
    -top <module>
        use the specified module as top module
    -family <family>
        target one of:
        "cyclonev"    - Cyclone V (default)
    -noflatten
        do not flatten design before synthesis; useful for per-module area
        statistics
    -dff
        pass DFFs to ABC to perform sequential logic optimisations
        (EXPERIMENTAL)
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -nolutram
        do not use LUT RAM cells in output netlist
    -nobram
        do not use block RAM cells in output netlist
    -nodsp
        do not map multipliers to MISTRAL_MUL cells
    -noiopad
        do not instantiate IO buffers
    -noclkbuf
        do not insert global clock buffers
The following commands are executed by this synthesis command:
    begin:
        read_verilog -specify -lib -D <family> +/intel_alm/common/alm_sim.v
        read_verilog -specify -lib -D <family> +/intel_alm/common/dff_sim.v
        read_verilog -specify -lib -D <family> +/intel_alm/common/dsp_sim.v
        read_verilog -specify -lib -D <family> +/intel_alm/common/mem_sim.v
        read_verilog -specify -lib -D <family> +/intel_alm/common/misc_sim.v
        read_verilog -specify -lib -D <family> -icells +/intel_alm/common/abc9_model.v
        read_verilog -lib +/intel/common/altpll_bb.v
        read_verilog -lib +/intel_alm/common/megafunction_bb.v
        hierarchy -check -top <top>
    coarse:
        proc
        flatten    (skip if -noflatten)
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=6
        opt_expr
        opt_clean
        techmap -map +/mul2dsp.v [...]    (unless -nodsp)
        alumacc
        iopadmap -bits -outpad MISTRAL_OB I:PAD -inpad MISTRAL_IB O:PAD -toutpad MISTRAL_IO OE:O:PAD -tinoutpad MISTRAL_IO OE:O:I:PAD A:top    (unless -noiopad)
        techmap -map +/intel_alm/common/arith_alm_map.v -map +/intel_alm/common/dsp_map.v
        opt
        memory -nomap
        opt_clean
    map_bram:    (skip if -nobram)
        memory_bram -rules +/intel_alm/common/bram_<bram_type>.txt
        techmap -map +/intel_alm/common/bram_<bram_type>_map.v
    map_lutram:    (skip if -nolutram)
        memory_bram -rules +/intel_alm/common/lutram_mlab.txt    (for Cyclone V)
    map_ffram:
        memory_map
        opt -full
    map_ffs:
        techmap
        dfflegalize -cell $_DFFE_PN0P_ 0 -cell $_SDFFCE_PP0P_ 0
        techmap -map +/intel_alm/common/dff_map.v
        opt -full -undriven -mux_undef
        clean -purge
        clkbufmap -buf MISTRAL_CLKBUF Q:A    (unless -noclkbuf)
    map_luts:
        techmap -map +/intel_alm/common/abc9_map.v
        abc9 [-dff] -maxlut 6 -W 600
        techmap -map +/intel_alm/common/abc9_unmap.v
        techmap -map +/intel_alm/common/alm_map.v
        opt -fast
        autoname
        clean
    check:
        hierarchy -check
        stat
        check
        blackbox =A:whitebox
    synth_lattice [options]
This command runs synthesis for Lattice FPGAs (excluding iCE40 and Nexus).
    -top <module>
        use the specified module as top module
    -family <family>
        run synthesis for the specified Lattice architecture
        generate the synthesis netlist for the specified family.
        supported values:
        - ecp5: ECP5
        - xo2: MachXO2
        - xo3: MachXO3L/LF
        - xo3d: MachXO3D
    -edif <file>
        write the design to the specified EDIF file. writing of an output file
        is omitted if this parameter is not specified.
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -dff
        run 'abc'/'abc9' with -dff option
    -retime
        run 'abc' with '-dff -D 1' options
    -noccu2
        do not use CCU2 cells in output netlist
    -nodffe
        do not use flipflops with CE in output netlist
    -nobram
        do not use block RAM cells in output netlist
    -nolutram
        do not use LUT RAM cells in output netlist
    -nowidelut
        do not use PFU muxes to implement LUTs larger than LUT4s
        (by default enabled on MachXO2/XO3/XO3D)
    -widelut
        force use of PFU muxes to implement LUTs larger than LUT4s
    -asyncprld
        use async PRLD mode to implement ALDFF (EXPERIMENTAL)
    -abc2
        run two passes of 'abc' for slightly improved logic density
    -abc9
        use new ABC9 flow (EXPERIMENTAL)
    -iopad
        insert IO buffers
    -nodsp
        do not map multipliers to MULT18X18D
    -no-rw-check
        marks all recognized read ports as "return don't-care value on
        read/write collision" (same result as setting the no_rw_check
        attribute on all memories).
    -cmp2softlogic
        implement constant comparisons in soft logic, do not involve
        hard carry chains
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib -specify +/lattice/cells_sim.v +/lattice/cells_bb.v
        hierarchy -check -top <top>
    coarse:
        proc
        flatten
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
        booth    (only if '-family xo3')
        alumacc
        opt
        memory -nomap [-no-rw-check]
        opt_clean
    map_ram:
        memory_libmap -lib +/lattice/lutrams.txt -lib +/lattice/brams.txt [-no-auto-block] [-no-auto-distributed]    (-no-auto-block if -nobram, -no-auto-distributed if -nolutram)
        techmap -map +/lattice/lutrams_map.v -map +/lattice/brams_map.v
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine -mux_undef
    map_gates:
        techmap -map +/techmap.v -map +/lattice/arith_map.v
        iopadmap -bits -outpad OB I:O -inpad IB O:I -toutpad OBZ ~T:I:O -tinoutpad BB ~T:O:I:B A:top    (only if '-iopad')
        attrmvcp -attr src -attr LOC t:OB %x:+[O] t:OBZ %x:+[O] t:BB %x:+[B]
        attrmvcp -attr src -attr LOC -driven t:IB %x:+[I]
        opt -fast
        abc -dff -D 1    (only if -retime)
    map_ffs:
        opt_clean
        dfflegalize -cell $_DFF_?_ 01 -cell $_DFF_?P?_ r -cell $_SDFF_?P?_ r [-cell $_DFFE_??_ 01 -cell $_DFFE_?P??_ r -cell $_SDFFE_?P??_ r] [-cell $_ALDFF_?P_ x -cell $_ALDFFE_?P?_ x] [-cell $_DLATCH_?_ x]    ($_ALDFF_*_ only if -asyncprld, $_DLATCH_* only if not -asyncprld, $_*DFFE_* only if not -nodffe)
        opt_merge
        zinit -all w:* t:$_DFF_?_ t:$_DFFE_??_ t:$_SDFF*    (only if -abc9 and -dff)
        techmap -D NO_LUT -map +/lattice/cells_map.v
        opt_expr -undriven -mux_undef
        simplemap
        lattice_gsr
        attrmvcp -copy -attr syn_useioff
        opt_clean
    map_luts:
        abc          (only if -abc2)
        techmap -map +/lattice/latches_map.v    (skip if -asyncprld)
        abc -dress -lut 4:7
        clean
    map_cells:
        techmap -map +/lattice/cells_map.v
        opt_lut_ins -tech lattice
        clean
    check:
        autoname
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    edif:
        write_edif <file-name>
    json:
        write_json <file-name>
    synth_microchip [options]
This command runs synthesis for Microchip FPGAs. This command creates 
netlists that are compatible with Microchip PolarFire devices. 
    -top <module>
        use the specified module as the top module
    -family <family>
        Run synthesis for the specified Microchip architecture. 
        Generate the synthesis netlist for the specified family.
        supported values:
        - polarfire: PolarFire
    -edif <file>
        Write the design to the specified edif file. Writing of an output file
        is omitted if this parameter is not specified.
    -blif <file>
        Write the design to the specified BLIF file. Writing of an output file
        is omitted if this parameter is not specified.
    -vlog <file>
        write the design to the specified Verilog file. writing of an output
        file is omitted if this parameter is not specified.
    -nobram
        Do not use block RAM cells in output netlist
    -nocarry
        Do not use ARI1 cells in output netlist
    -nodsp
        Do not use MATH blocks to implement multipliers and associated logic
    -noiopad
        Disable I/O buffer insertion (useful for hierarchical or 
        out-of-context flows)
    -noclkbuf
        Disable automatic clock buffer insertion
    -run <from_label>:<to_label>
        Only run the commands between the labels (see below). an empty
        'from_label' is synonymous to 'begin', and empty 'to_label' is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -dff
        Run 'abc'/'abc9' with -dff option
    -retime
        Run 'abc' with '-D 1' option to enable flip-flop retiming.
        implies -dff.
    -noabc9
        Use classic ABC flow instead of ABC9
    -discard-ffinit
        discard FF init value instead of emitting an error
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib -specify +/microchip/cells_sim.v
        hierarchy -check -auto-top
    prepare:
        proc
        flatten    (with '-flatten')
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
    map_dsp:    (skip if '-nodsp')
        memory_dff
        techmap -map +/mul2dsp.v -map +/microchip/{family}_dsp_map.v {options}
        select a:mul2dsp
        setattr -unset mul2dsp
        opt_expr -fine
        wreduce
        select -clear
        microchip_dsp -family <family>
        chtype -set $mul t:$__soft_mul
    coarse:
        techmap -map +/cmp2lut.v -map +/cmp2lcu.v -D LUT_WIDTH=[4]
        alumacc
        share
        opt
        memory -nomap
        opt_clean
        attrmap -remove init    (only if -discard-ffinit)
    map_memory:
        memory_libmap [...]
        techmap -map +/microchip/LSRAM_map.v
        techmap -map +/microchip/uSRAM_map.v
    map_ffram:
        opt -fast -full
        memory_map
    fine:
        opt -full
        simplemap t:$mux
        simplemap t:$xor
        extract_reduce
        muxcover -nodecode -mux4=220
        techmap -map +/microchip/arith_map.v
        techmap -map +/techmap.v
        opt -fast
    map_cells:
        iopadmap -bits -inpad INBUF Y:PAD -outpad OUTBUF D:PAD -toutpad TRIBUFF E:D:PAD -tinoutpad BIBUF E:Y:D:PAD    (unless -noiobs)
        techmap -map +/techmap.v -map +/microchip/cells_map.v
        clean
    map_ffs:
        dfflegalize -cell $_DFFE_PN?P_ x -cell $_SDFFCE_PN?P_ x -cell $_DLATCH_PN?_ x    (Converts FFs to supported types)
        zinit -all w:* t:$_SDFFCE_*    ('-dff' only)
        techmap -D NO_LUT -map +/microchip/cells_map.v    ('-abc9' only)
    map_luts:
        opt_expr -mux_undef -noclkinv
        abc -luts 2:2,3,6:5[,10,20] [-dff] [-D 1]    (option for '-nowidelut', '-dff', '-retime')
        clean
        techmap -D NO_LUT -map +/microchip/cells_map.v    (only if not '-abc9')
        techmap -map +/microchip/cells_map.v -D FINAL_MAP -D LUT_WIDTH=[4]
        microchip_dffopt
        clkbufmap -buf CLKINT Y:A -inpad CLKBUF Y:PAD
        clean -purge
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    edif:
        write_edif -pvector bra 
    blif:
        write_blif 
    vlog:
        write_verilog <file-name>
    synth_nanoxplore [options]
This command runs synthesis for NanoXplore FPGAs.
    -top <module>
        use the specified module as top module
    -family <family>
        run synthesis for the specified NanoXplore architecture
        generate the synthesis netlist for the specified family.
        supported values:
        - medium: NG-Medium
        - large: NG-Large
        - ultra: NG-Ultra
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -abc9
        use new ABC9 flow (EXPERIMENTAL)
    -nocy
        do not map adders to CY cells
    -nodffe
        do not use flipflops with L in output netlist
    -min_ce_use <min_ce_use>
        do not use flip-flops with load signal if the resulting count is less
        than min_ce_use in output netlist
    -min_srst_use <min_srst_use>
        do not use flip-flops with async reset signal if the resulting count is less
        than min_srst_use in output netlist
    -norfram
        do not use Register File RAM cells in output netlist
    -nobram
        do not use block NX_RAM cells in output netlist
    -noiopad
        do not insert IO buffers
    -no-rw-check
        marks all recognized read ports as "return don't-care value on
        read/write collision" (same result as setting the no_rw_check
        attribute on all memories).
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib -specify +/nanoxplore/cells_sim.v +/nanoxplore/cells_sim.v +/nanoxplore/cells_bb.v +/nanoxplore/cells_bb.v
        techmap -map +/nanoxplore/cells_wrap.v
        techmap -map +/nanoxplore/cells_wrap.v
        hierarchy -check -top <top>
    coarse:
        proc
        flatten    (skip if -noflatten)
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
        alumacc
        opt
        memory -nomap [-no-rw-check]
        opt_clean
    map_ram:
        memory_libmap -lib +/nanoxplore/rf_rams.txt -lib +/nanoxplore/brams.txt [-no-auto-block] [-no-auto-distributed]    (-no-auto-block if -nobram, -no-auto-distributed if -norfram)
        techmap -map +/nanoxplore/rf_rams_map.v -map +/nanoxplore/brams_map.v
        techmap -map +/nanoxplore/cells_wrap.v t:NX_RAM*
        techmap -map +/nanoxplore/cells_wrap.v t:NX_XRFB* t:NX_RFB*
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine -mux_undef
    map_gates:
        techmap -map +/techmap.v -map +/nanoxplore/arith_map.v
        nx_carry
        iopadmap -bits -outpad $__BEYOND_OBUF I:PAD -toutpad $__BEYOND_TOBUF C:I:PAD -inpad $__BEYOND_IBUF O:PAD -tinoutpad $__BEYOND_IOBUF C:O:I:PAD A:top    (skip if '-noiopad')
        techmap -map +/nanoxplore/io_map.v
        opt -fast
    map_ffs:
        dfflegalize -cell $_DFF_?_ 01 -cell $_DFF_?P?_ r -cell $_SDFF_?P?_ r [-cell $_DFFE_?P_ 01 -cell $_DFFE_?P?P_ r -cell $_SDFFE_?P?P_ r] -cell $_DLATCH_?_ x -mince 8 -minsrst 8    ($_*DFFE_* only if not -nodffe)
        opt_merge
        techmap -map +/nanoxplore/latches_map.v
        techmap -map +/nanoxplore/cells_map.v
        opt_expr -undriven -mux_undef
        clean -purge
    map_luts:
        abc -dress -lut 4
        techmap -map +/nanoxplore/cells_map.v t:$lut
        opt -fast
        clean
    check:
        autoname
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
        setundef -zero -undriven
    json:
        write_json <file-name>
    synth_nexus [options]
This command runs synthesis for Lattice Nexus FPGAs.
    -top <module>
        use the specified module as top module
    -family <device>
        run synthesis for the specified Nexus device
        supported values: lifcl, lfd2nx
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -vm <file>
        write the design to the specified structural Verilog file. writing of
        an output file is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -dff
        run 'abc'/'abc9' with -dff option
    -retime
        run 'abc' with '-dff -D 1' options
    -noccu2
        do not use CCU2 cells in output netlist
    -nodffe
        do not use flipflops with CE in output netlist
    -nolram
        do not use large RAM cells in output netlist
        note that large RAM must be explicitly requested with a (* lram *)
        attribute on the memory.
    -nobram
        do not use block RAM cells in output netlist
    -nolutram
        do not use LUT RAM cells in output netlist
    -nowidelut
        do not use PFU muxes to implement LUTs larger than LUT4s
    -noiopad
        do not insert IO buffers
    -nodsp
        do not infer DSP multipliers
    -abc9
        use new ABC9 flow (EXPERIMENTAL)
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib -specify +/nexus/cells_sim.v +/nexus/cells_xtra.v
        hierarchy -check -top <top>
    coarse:
        proc
        flatten
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
        techmap -map +/mul2dsp.v [...]    (unless -nodsp)
        techmap -map +/nexus/dsp_map.v    (unless -nodsp)
        alumacc
        opt
        memory -nomap
        opt_clean
    map_ram:
        memory_libmap -lib +/nexus/lutrams.txt -lib +/nexus/brams.txt -lib +/nexus/lrams.txt -no-auto-huge [-no-auto-block] [-no-auto-distributed]    (-no-auto-block if -nobram, -no-auto-distributed if -nolutram)
        techmap -map +/nexus/lutrams_map.v -map +/nexus/brams_map.v -map +/nexus/lrams_map.v
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
    map_gates:
        techmap -map +/techmap.v -map +/nexus/arith_map.v
        iopadmap -bits -outpad OB I:O -inpad IB O:I -toutpad OBZ ~T:I:O -tinoutpad BB ~T:O:I:B A:top    (skip if '-noiopad')
        opt -fast
        abc -dff -D 1    (only if -retime)
    map_ffs:
        opt_clean
        dfflegalize -cell $_DFF_P_ 01 -cell $_DFF_PP?_ r -cell $_SDFF_PP?_ r -cell $_DLATCH_?_ x [-cell $_DFFE_PP_ 01 -cell $_DFFE_PP?P_ r -cell $_SDFFE_PP?P_ r]    ($_*DFFE_* only if not -nodffe)
        zinit -all w:* t:$_DFF_?_ t:$_DFFE_??_ t:$_SDFF*    (only if -abc9 and -dff
        techmap -D NO_LUT -map +/nexus/cells_map.v
        opt_expr -undriven -mux_undef
        simplemap
        attrmvcp -copy -attr syn_useioff
        opt_clean
    map_luts:
        techmap -map +/nexus/latches_map.v
        abc -dress -lut 4:5
        clean
    map_cells:
        techmap -map +/nexus/cells_map.v
        setundef -zero
        hilomap -singleton -hicell VHI Z -locell VLO Z
        clean
    check:
        autoname
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    json:
        write_json <file-name>
    vm:
        write_verilog <file-name>
   synth_quicklogic [options]
This command runs synthesis for QuickLogic FPGAs
    -top <module>
         use the specified module as top module
    -family <family>
        run synthesis for the specified QuickLogic architecture
        generate the synthesis netlist for the specified family.
        supported values:
        - pp3: PolarPro 3 
        - qlf_k6n10f: K6N10f
    -nodsp
        do not use dsp_t1_* to implement multipliers and associated logic
        (qlf_k6n10f only).
    -nocarry
        do not use adder_carry cells in output netlist.
    -nobram
        do not use block RAM cells in output netlist.
    -bramtypes
        Emit specialized BRAM cells for particular address and data width
        configurations.
    -blif <file>
        write the design to the specified BLIF file. writing of an output file
        is omitted if this parameter is not specified.
    -verilog <file>
        write the design to the specified verilog file. writing of an output
        file is omitted if this parameter is not specified.
    -abc
        use old ABC flow, which has generally worse mapping results but is less
        likely to have bugs.
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib -specify +/quicklogic/common/cells_sim.v +/quicklogic/<family>/cells_sim.v
        hierarchy -check -top <top>
    prepare:
        proc
        flatten
        tribuf -logic                       (for pp3)
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce
        peepopt
        opt_clean
        share
    map_dsp:    (for qlf_k6n10f, skip if -nodsp)
        wreduce t:$mul
        ql_dsp_macc
        techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__QL_MUL20X18
        techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=10 -D DSP_B_MAXWIDTH=9 -D DSP_A_MINWIDTH=4 -D DSP_B_MINWIDTH=4 -D DSP_NAME=$__QL_MUL10X9
        chtype -set $mul t:$__soft_mul
        techmap -map +/quicklogic/<family>/dsp_map.v -D USE_DSP_CFG_PARAMS=0
        ql_dsp_simd
        techmap -map +/quicklogic/<family>/dsp_final_map.v
        ql_dsp_io_regs
    coarse:
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
        alumacc
        pmuxtree
        opt
        memory -nomap
        opt_clean
    map_bram:    (for qlf_k6n10f, skip if -no_bram)
        memory_libmap -lib +/quicklogic/<family>/libmap_brams.txt
        ql_bram_merge
        techmap -map +/quicklogic/<family>/libmap_brams_map.v
        techmap -autoproc -map +/quicklogic/<family>/brams_map.v
        ql_bram_types    (if -bramtypes)
    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map -iattr -attr !ram_block -attr !rom_block -attr logic_block -attr syn_ramstyle=auto -attr syn_ramstyle=registers -attr syn_romstyle=auto -attr syn_romstyle=logic
        opt -undriven -fine
    map_gates:
        techmap
        opt -fast
        muxcover -mux8 -mux4    (for pp3)
    map_ffs:
        opt_expr
        shregmap -minlen <min> -maxlen <max>    (for qlf_k6n10f)
        dfflegalize -cell <supported FF types>
        techmap -map +/quicklogic/<family>/cells_map.v    (for pp3)
        techmap -map +/quicklogic/<family>/ffs_map.v    (for ql_k6n10f)
        opt
    map_luts:    (for pp3)
        techmap -map +/quicklogic/<family>/latches_map.v
        read_verilog -lib -specify -icells +/quicklogic/<family>/abc9_model.v
        techmap -map +/quicklogic/<family>/abc9_map.v
        abc9 -maxlut 4 -dff
        techmap -map +/quicklogic/<family>/abc9_unmap.v
        clean
    map_luts:    (for qlf_k6n10f)
        abc9 -maxlut 6
        clean
        opt_lut
    map_cells:    (for pp3)
        techmap -map +/quicklogic/<family>/lut_map.v
        clean
        opt_lut
    check:
        autoname
        hierarchy -check
        stat
        check -noinit
    iomap:    (for pp3)
        clkbufmap -inpad ckpad Q:P
        iopadmap -bits -outpad outpad A:P -inpad inpad Q:P -tinoutpad bipad EN:Q:A:P A:top
    finalize:
        setundef -zero -params -undriven    (for pp3)
        opt_clean -purge
        check
        blackbox =A:whitebox
    blif:    (if -blif)
        write_blif -attr -param -auto-top 
    verilog:    (if -verilog)
        write_verilog -noattr -nohex <file-name>
    synth_sf2 [options]
This command runs synthesis for SmartFusion2 and IGLOO2 FPGAs.
    -top <module>
        use the specified module as top module
    -edif <file>
        write the design to the specified EDIF file. writing of an output file
        is omitted if this parameter is not specified.
    -vlog <file>
        write the design to the specified Verilog file. writing of an output
        file is omitted if this parameter is not specified.
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -noflatten
        do not flatten design before synthesis
    -noiobs
        run synthesis in "block mode", i.e. do not insert IO buffers
    -clkbuf
        insert direct PAD->global_net buffers
    -discard-ffinit
        discard FF init value instead of emitting an error
    -retime
        run 'abc' with '-dff -D 1' options
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib +/sf2/cells_sim.v
        hierarchy -check -top <top>
    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout
    coarse:
        attrmap -remove init    (only if -discard-ffinit)
        synth -run coarse
    fine:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine
        techmap -map +/techmap.v -map +/sf2/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)
    map_ffs:
        dfflegalize -cell $_DFFE_PN?P_ x -cell $_SDFFCE_PN?P_ x -cell $_DLATCH_PN?_ x
        techmap -D NO_LUT -map +/sf2/cells_map.v
        opt_expr -mux_undef
        simplemap
    map_luts:
        abc -lut 4
        clean
    map_cells:
        techmap -map +/sf2/cells_map.v
        clean
    map_iobs:
        clkbufmap -buf CLKINT Y:A [-inpad CLKBUF Y:PAD]    (unless -noiobs, -inpad only passed if -clkbuf)
        iopadmap -bits -inpad INBUF Y:PAD -outpad OUTBUF D:PAD -toutpad TRIBUFF E:D:PAD -tinoutpad BIBUF E:Y:D:PAD    (unless -noiobs)
        clean -purge
    check:
        hierarchy -check
        stat
        check -noinit
        blackbox =A:whitebox
    edif:
        write_edif -gndvccy <file-name>
    vlog:
        write_verilog <file-name>
    json:
        write_json <file-name>
    synth_xilinx [options]
This command runs synthesis for Xilinx FPGAs. This command does not operate on
partly selected designs. At the moment this command creates netlists that are
compatible with 7-Series Xilinx devices.
    -top <module>
        use the specified module as top module
    -family <family>
        run synthesis for the specified Xilinx architecture
        generate the synthesis netlist for the specified family.
        supported values:
        - xcup: Ultrascale Plus
        - xcu: Ultrascale
        - xc7: Series 7 (default)
        - xc6s: Spartan 6
        - xc6v: Virtex 6
        - xc5v: Virtex 5 (EXPERIMENTAL)
        - xc4v: Virtex 4 (EXPERIMENTAL)
        - xc3sda: Spartan 3A DSP (EXPERIMENTAL)
        - xc3sa: Spartan 3A (EXPERIMENTAL)
        - xc3se: Spartan 3E (EXPERIMENTAL)
        - xc3s: Spartan 3 (EXPERIMENTAL)
        - xc2vp: Virtex 2 Pro (EXPERIMENTAL)
        - xc2v: Virtex 2 (EXPERIMENTAL)
        - xcve: Virtex E, Spartan 2E (EXPERIMENTAL)
        - xcv: Virtex, Spartan 2 (EXPERIMENTAL)
    -edif <file>
        write the design to the specified edif file. writing of an output file
        is omitted if this parameter is not specified.
    -blif <file>
        write the design to the specified BLIF file. writing of an output file
        is omitted if this parameter is not specified.
    -ise
        generate an output netlist suitable for ISE
    -nobram
        do not use block RAM cells in output netlist
    -nolutram
        do not use distributed RAM cells in output netlist
    -nosrl
        do not use distributed SRL cells in output netlist
    -nocarry
        do not use XORCY/MUXCY/CARRY4 cells in output netlist
    -nowidelut
        do not use MUXF[5-9] resources to implement LUTs larger than native for
        the target
    -nodsp
        do not use DSP48*s to implement multipliers and associated logic
    -noiopad
        disable I/O buffer insertion (useful for hierarchical or 
        out-of-context flows)
    -noclkbuf
        disable automatic clock buffer insertion
    -uram
        infer URAM288s for large memories (xcup only)
    -widemux <int>
        enable inference of hard multiplexer resources (MUXF[78]) for muxes at
        or above this number of inputs (minimum value 2, recommended value >= 5)
        default: 0 (no inference)
    -json <file>
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.
    -run <from_label>:<to_label>
        only run the commands between the labels (see below). an empty
        from label is synonymous to 'begin', and empty to label is
        synonymous to the end of the command list.
    -flatten
        flatten design before synthesis
    -dff
        run 'abc'/'abc9' with -dff option
    -retime
        run 'abc' with '-D 1' option to enable flip-flop retiming.
        implies -dff.
    -abc9
        use new ABC9 flow (EXPERIMENTAL)
The following commands are executed by this synthesis command:
    begin:
        read_verilog -lib -specify +/xilinx/cells_sim.v
        read_verilog -lib +/xilinx/cells_xtra.v
        hierarchy -check -auto-top
    prepare:
        proc
        flatten    (with '-flatten')
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt -nodffe -nosdff
        fsm
        opt
        wreduce [-keepdc]    (option for '-widemux')
        peepopt
        opt_clean
        muxpack        ('-widemux' only)
        pmux2shiftx    (skip if '-nosrl' and '-widemux=0')
        clean          (skip if '-nosrl' and '-widemux=0')
    map_dsp:    (skip if '-nodsp')
        memory_dff
        techmap -map +/mul2dsp.v -map +/xilinx/{family}_dsp_map.v {options}
        select a:mul2dsp
        setattr -unset mul2dsp
        opt_expr -fine
        wreduce
        select -clear
        xilinx_dsp -family <family>
        chtype -set $mul t:$__soft_mul
    coarse:
        techmap -map +/cmp2lut.v -map +/cmp2lcu.v -D LUT_WIDTH=[46]
        alumacc
        share
        opt
        memory -nomap
        opt_clean
    map_memory:
        memory_libmap [...]
        techmap -map +/xilinx/lutrams_<family>_map.v
        techmap -map +/xilinx/brams_<family>_map.v
    map_ffram:
        opt -fast -full
        memory_map
    fine:
        simplemap t:$mux    ('-widemux' only)
        muxcover <internal options>    ('-widemux' only)
        opt -full
        xilinx_srl -variable -minlen 3    (skip if '-nosrl')
        techmap  -map +/techmap.v -D LUT_SIZE=[46] [-map +/xilinx/mux_map.v] -map +/xilinx/arith_map.v
        opt -fast
    map_cells:
        iopadmap -bits -outpad OBUF I:O -inpad IBUF O:I -toutpad OBUFT ~T:I:O -tinoutpad IOBUF ~T:O:I:IO A:top    (skip if '-noiopad')
        techmap -map +/techmap.v -map +/xilinx/cells_map.v
        clean
    map_ffs:
        dfflegalize -cell $_DFFE_?P?P_ 01 -cell $_SDFFE_?P?P_ 01 -cell $_DLATCH_?P?_ 01    (for xc6v, xc7, xcu, xcup)
        zinit -all w:* t:$_SDFFE_*    ('-dff' only)
        techmap -map +/xilinx/ff_map.v    ('-abc9' only)
    map_luts:
        opt_expr -mux_undef -noclkinv
        abc -luts 2:2,3,6:5[,10,20] [-dff] [-D 1]    (option for '-nowidelut', '-dff', '-retime')
        clean
        techmap -map +/xilinx/ff_map.v    (only if not '-abc9')
        xilinx_srl -fixed -minlen 3    (skip if '-nosrl')
        techmap -map +/xilinx/lut_map.v -map +/xilinx/cells_map.v -D LUT_WIDTH=[46]
        xilinx_dffopt [-lut4]
        opt_lut_ins -tech xilinx
    finalize:
        clkbufmap -buf BUFG O:I    (skip if '-noclkbuf')
        extractinv -inv INV O:I    (only if '-ise')
        clean
    check:
        hierarchy -check
        stat -tech xilinx
        check -noinit
        blackbox =A:whitebox
    edif:
        write_edif -pvector bra 
    blif:
        write_blif 
    json:
        write_json <file-name>
    synthprop [options]
This creates synthesizable properties for the selected module.
    -name <portname>
        name of the output port for assertions (default: assertions).
    -map <filename>
        write the port mapping for synthesizable properties into the given file.
    -or_outputs
        Or all outputs together to create a single output that goes high when
        any property is violated, instead of generating individual output bits.
    -reset <portname>
        name of the top-level reset input. Latch a high state on the generated
        outputs until an asynchronous top-level reset input is activated.
    -resetn <portname>
        like above but with inverse polarity
    tcl <filename> [args]
This command executes the tcl commands in the specified file.
Use 'yosys cmd' to run the yosys command 'cmd' from tcl.
The tcl command 'yosys -import' can be used to import all yosys
commands directly as tcl commands to the tcl shell. Yosys commands
'proc' and 'rename' are wrapped to tcl commands 'procs' and 'renames'
in order to avoid a name collision with the built in commands.
If any arguments are specified, these arguments are provided to the script via
the standard $argc and $argv variables.
Note, tcl will not recieve the output of any yosys command. If the output
of the tcl commands are needed, use the yosys command 'tee -s result.string'
to redirect yosys's output to the 'result.string' scratchpad value.
    techmap [-map filename] [selection]
This pass implements a very simple technology mapper that replaces cells in
the design with implementations given in form of a Verilog or RTLIL source
file.
    -map filename
        the library of cell implementations to be used.
        without this parameter a builtin library is used that
        transforms the internal RTL cells to the internal gate
        library.
    -map %<design-name>
        like -map above, but with an in-memory design instead of a file.
    -extern
        load the cell implementations as separate modules into the design
        instead of inlining them.
    -max_iter <number>
        only run the specified number of iterations on each module.
        default: unlimited
    -recursive
        instead of the iterative breadth-first algorithm use a recursive
        depth-first algorithm. both methods should yield equivalent results,
        but may differ in performance.
    -autoproc
        Automatically call "proc" on implementations that contain processes.
    -wb
        Ignore the 'whitebox' attribute on cell implementations.
    -assert
        this option will cause techmap to exit with an error if it can't map
        a selected cell. only cell types that end on an underscore are accepted
        as final cell types by this mode.
    -D <define>, -I <incdir>
        this options are passed as-is to the Verilog frontend for loading the
        map file. Note that the Verilog frontend is also called with the
        '-nooverwrite' option set.
When a module in the map file has the 'techmap_celltype' attribute set, it will
match cells with a type that match the text value of this attribute. Otherwise
the module name will be used to match the cell.  Multiple space-separated cell
types can be listed, and wildcards using [] will be expanded (ie.
"$_DFF_[PN]_" is the same as "$_DFF_P_ $_DFF_N_").
When a module in the map file has the 'techmap_simplemap' attribute set, techmap
will use 'simplemap' (see 'help simplemap') to map cells matching the module.
When a module in the map file has the 'techmap_maccmap' attribute set, techmap
will use 'maccmap' (see 'help maccmap') to map cells matching the module.
When a module in the map file has the 'techmap_wrap' attribute set, techmap
will create a wrapper for the cell and then run the command string that the
attribute is set to on the wrapper module.
When a port on a module in the map file has the 'techmap_autopurge' attribute
set, and that port is not connected in the instantiation that is mapped, then
a cell port connected only to such wires will be omitted in the mapped version
of the circuit.
All wires in the modules from the map file matching the pattern _TECHMAP_*
or *._TECHMAP_* are special wires that are used to pass instructions from
the mapping module to the techmap command. At the moment the following special
wires are supported:
    _TECHMAP_FAIL_
        When this wire is set to a non-zero constant value, techmap will not
        use this module and instead try the next module with a matching
        'techmap_celltype' attribute.
        When such a wire exists but does not have a constant value after all
        _TECHMAP_DO_* commands have been executed, an error is generated.
    _TECHMAP_DO_*
        This wires are evaluated in alphabetical order. The constant text value
        of this wire is a yosys command (or sequence of commands) that is run
        by techmap on the module. A common use case is to run 'proc' on modules
        that are written using always-statements.
        When such a wire has a non-constant value at the time it is to be
        evaluated, an error is produced. That means it is possible for such a
        wire to start out as non-constant and evaluate to a constant value
        during processing of other _TECHMAP_DO_* commands.
        A _TECHMAP_DO_* command may start with the special token 'CONSTMAP; '.
        in this case techmap will create a copy for each distinct configuration
        of constant inputs and shorted inputs at this point and import the
        constant and connected bits into the map module. All further commands
        are executed in this copy. This is a very convenient way of creating
        optimized specializations of techmap modules without using the special
        parameters described below.
        A _TECHMAP_DO_* command may start with the special token 'RECURSION; '.
        then techmap will recursively replace the cells in the module with their
        implementation. This is not affected by the -max_iter option.
        It is possible to combine both prefixes to 'RECURSION; CONSTMAP; '.
    _TECHMAP_REMOVEINIT_<port-name>_
        When this wire is set to a constant value, the init attribute of the
        wire(s) connected to this port will be consumed.  This wire must have
        the same width as the given port, and for every bit that is set to 1 in
        the value, the corresponding init attribute bit will be changed to 1'bx.
        If all bits of an init attribute are left as x, it will be removed.
In addition to this special wires, techmap also supports special parameters in
modules in the map file:
    _TECHMAP_CELLTYPE_
        When a parameter with this name exists, it will be set to the type name
        of the cell that matches the module.
    _TECHMAP_CELLNAME_
        When a parameter with this name exists, it will be set to the name
        of the cell that matches the module.
    _TECHMAP_CONSTMSK_<port-name>_
    _TECHMAP_CONSTVAL_<port-name>_
        When this pair of parameters is available in a module for a port, then
        former has a 1-bit for each constant input bit and the latter has the
        value for this bit. The unused bits of the latter are set to undef (x).
    _TECHMAP_WIREINIT_<port-name>_
        When a parameter with this name exists, it will be set to the initial
        value of the wire(s) connected to the given port, as specified by the
        init attribute. If the attribute doesn't exist, x will be filled for the
        missing bits.  To remove the init attribute bits used, use the
        _TECHMAP_REMOVEINIT_*_ wires.
    _TECHMAP_BITS_CONNMAP_
    _TECHMAP_CONNMAP_<port-name>_
        For an N-bit port, the _TECHMAP_CONNMAP_<port-name>_ parameter, if it
        exists, will be set to an N*_TECHMAP_BITS_CONNMAP_ bit vector containing
        N words (of _TECHMAP_BITS_CONNMAP_ bits each) that assign each single
        bit driver a unique id. The values 0-3 are reserved for 0, 1, x, and z.
        This can be used to detect shorted inputs.
When a module in the map file has a parameter where the according cell in the
design has a port, the module from the map file is only used if the port in
the design is connected to a constant value. The parameter is then set to the
constant value.
A cell with the name _TECHMAP_REPLACE_ in the map file will inherit the name
and attributes of the cell that is being replaced.
A cell with a name of the form `_TECHMAP_REPLACE_.<suffix>` in the map file will
be named thus but with the `_TECHMAP_REPLACE_' prefix substituted with the name
of the cell being replaced.
Similarly, a wire named in the form `_TECHMAP_REPLACE_.<suffix>` will cause a
new wire alias to be created and named as above but with the `_TECHMAP_REPLACE_'
prefix also substituted.
A cell with the type _TECHMAP_PLACEHOLDER_ in the map file will have its type
changed to the content of the techmap_chtype attribute. This allows for choosing
the cell type dynamically.
See 'help extract' for a pass that does the opposite thing.
See 'help flatten' for a pass that does flatten the design (which is
essentially techmap but using the design itself as map library).
    tee [-q] [-o logfile|-a logfile] cmd
Execute the specified command, optionally writing the commands output to the
specified logfile(s).
    -q
        Do not print output to the normal destination (console and/or log file).
    -o logfile
        Write output to this file, truncate if exists.
    -a logfile
        Write output to this file, append if exists.
    -s scratchpad
        Write output to this scratchpad value, truncate if it exists.
    +INT, -INT
        Add/subtract INT from the -v setting for this command.
    test_abcloop [options]
Test handling of logic loops in ABC.
    -n {integer}
        create this number of circuits and test them (default = 100).
    -s {positive_integer}
        use this value as rng seed value (default = unix time).
    test_autotb [options] [filename]
Automatically create primitive Verilog test benches for all modules in the
design. The generated testbenches toggle the input pins of the module in
a semi-random manner and dumps the resulting output signals.
This can be used to check the synthesis results for simple circuits by
comparing the testbench output for the input files and the synthesis results.
The backend automatically detects clock signals. Additionally a signal can
be forced to be interpreted as clock signal by setting the attribute
'gentb_clock' on the signal.
The attribute 'gentb_constant' can be used to force a signal to a constant
value after initialization. This can e.g. be used to force a reset signal
low in order to explore more inner states in a state machine.
The attribute 'gentb_skip' can be attached to modules to suppress testbench
generation.
    -n <int>
        number of iterations the test bench should run (default = 1000)
    -seed <int>
        seed used for pseudo-random number generation (default = 0).
        a value of 0 will cause an arbitrary seed to be chosen, based on
        the current system time.
    test_cell [options] {cell-types}
Tests the internal implementation of the given cell type (for example '$add')
by comparing SAT solver, EVAL and TECHMAP implementations of the cell types..
Run with 'all' instead of a cell type to run the test on all supported
cell types. Use for example 'all /$add' for all cell types except $add.
    -n {integer}
        create this number of cell instances and test them (default = 100).
    -s {positive_integer}
        use this value as rng seed value (default = unix time).
    -f {rtlil_file}
        don't generate circuits. instead load the specified RTLIL file.
    -w {filename_prefix}
        don't test anything. just generate the circuits and write them
        to RTLIL files with the specified prefix
    -map {filename}
        pass this option to techmap.
    -simlib
        use "techmap -D SIMLIB_NOCHECKS -map +/simlib.v -max_iter 2 -autoproc"
    -aigmap
        instead of calling "techmap", call "aigmap"
    -muxdiv
        when creating test benches with dividers, create an additional mux
        to mask out the division-by-zero case
    -script {script_file}
        instead of calling "techmap", call "script {script_file}".
    -const
        set some input bits to random constant values
    -nosat
        do not check SAT model or run SAT equivalence checking
    -noeval
        do not check const-eval models
    -noopt
        do not opt tecchmapped design
    -edges
        test cell edges db creator against sat-based implementation
    -v
        print additional debug information to the console
    -vlog {filename}
        create a Verilog test bench to test simlib and write_verilog
    -bloat {factor}
        increase cell size limits b{factor} times where possible
    -check_cost
        check if the estimated cell cost is a valid upper bound for
        the techmapped cell count 
TODO: add help message
    test_pmgen -reduce_chain [options] [selection]
Demo for recursive pmgen patterns. Map chains of AND/OR/XOR to $reduce_*.
    test_pmgen -reduce_tree [options] [selection]
Demo for recursive pmgen patterns. Map trees of AND/OR/XOR to $reduce_*.
    test_pmgen -eqpmux [options] [selection]
Demo for recursive pmgen patterns. Optimize EQ/NE/PMUX circuits.
    test_pmgen -generate [options] <pattern_name>
Create modules that match the specified pattern.
    torder [options] [selection]
This command prints the selected cells in topological order.
    -stop <cell_type> <cell_port>
        do not use the specified cell port in topological sorting
    -noautostop
        by default Q outputs of internal FF cells and memory read port outputs
        are not used in topological sorting. this option deactivates that.
    trace cmd
Execute the specified command, logging all changes the command performs on
the design in real time.
    tribuf [options] [selection]
This pass transforms $mux cells with 'z' inputs to tristate buffers.
    -merge
        merge multiple tri-state buffers driving the same net
        into a single buffer.
    -logic
        convert tri-state buffers that do not drive output ports
        to non-tristate logic. this option implies -merge.
    -formal
        convert all tri-state buffers to non-tristate logic and
        add a formal assertion that no two buffers are driving the
        same net simultaneously. this option implies -merge.
    uniquify [selection]
By default, a module that is instantiated by several other modules is only
kept once in the design. This preserves the original modularity of the design
and reduces the overall size of the design in memory. But it prevents certain
optimizations and other operations on the design. This pass creates unique
modules for all selected cells. The created modules are marked with the
'unique' attribute.
This commands only operates on modules that by themself have the 'unique'
attribute set (the 'top' module is unique implicitly).
    verific [-work <libname>] {-sv|-vhdl|...} <hdl-file>
Load the specified Verilog/SystemVerilog/VHDL file into the specified library.
(default library when -work is not present: "work")
    verific [-L <libname>] {-sv|-vhdl|...} <hdl-file>
Look up external definitions in the specified library.
(-L may be used more than once)
    verific -set-error <msg_id>..
    verific -set-warning <msg_id>..
    verific -set-info <msg_id>..
    verific -set-ignore <msg_id>..
Set message severity. <msg_id> is the string in square brackets when a message
is printed, such as VERI-1209.
Also errors, warnings, infos and comments could be used to set new severity for
all messages of certain type.
    verific -import [options] <top>..
Elaborate the design for the specified top modules or configurations, import to
Yosys and reset the internal state of Verific.
Import options:
  -all
    Elaborate all modules, not just the hierarchy below the given top
    modules. With this option the list of modules to import is optional.
  -gates
    Create a gate-level netlist.
  -flatten
    Flatten the design in Verific before importing.
  -extnets
    Resolve references to external nets by adding module ports as needed.
  -no-split-complex-ports
    Complex ports (structs or arrays) are not split and remain packed as a single port.
  -fullinit
    Keep all register initializations, even those for non-FF registers.
  -cells
    Import all cell definitions from Verific loaded libraries even if they are
    unused in design. Useful with "-edif" and "-liberty" option.
  -chparam name value 
    Elaborate the specified top modules (all modules when -all given) using
    this parameter value. Modules on which this parameter does not exist will
    cause Verific to produce a VERI-1928 or VHDL-1676 message. This option
    can be specified multiple times to override multiple parameters.
    String values must be passed in double quotes (").
  -v, -vv
    Verbose log messages. (-vv is even more verbose than -v.)
  -pp <filename>
    Pretty print design after elaboration to specified file.
The following additional import options are useful for debugging the Verific
bindings (for Yosys and/or Verific developers):
  -k
    Keep going after an unsupported verific primitive is found. The
    unsupported primitive is added as blockbox module to the design.
    This will also add all SVA related cells to the design parallel to
    the checker logic inferred by it.
  -V
    Import Verific netlist as-is without translating to Yosys cell types. 
  -n
    Keep all Verific names on instances and nets. By default only
    user-declared names are preserved.
  -d <dump_file>
    Dump the Verific netlist as a verilog file.
    verific [-work <libname>] -pp [options] <filename> [<module>]..
Pretty print design (or just module) to the specified file from the
specified library. (default library when -work is not present: "work")
Pretty print options:
  -verilog
    Save output for Verilog/SystemVerilog design modules (default).
  -vhdl
    Save output for VHDL design units.
    verific -cfg [<name> [<value>]]
Get/set Verific runtime flags.
Use YosysHQ Tabby CAD Suite if you need Yosys+Verific.
https://www.yosyshq.com/
Contact office@yosyshq.com for free evaluation
binaries of YosysHQ Tabby CAD Suite.
    verilog_defaults -add [options]
Add the specified options to the list of default options to read_verilog.
    verilog_defaults -clear
Clear the list of Verilog default options.
    verilog_defaults -push
    verilog_defaults -pop
Push or pop the list of default options to a stack. Note that -push does
not imply -clear.
    verilog_defines [options]
Define and undefine verilog preprocessor macros.
    -Dname[=definition]
        define the preprocessor symbol 'name' and set its optional value
        'definition'
    -Uname[=definition]
        undefine the preprocessor symbol 'name'
    -reset
        clear list of defined preprocessor symbols
    -list
        list currently defined preprocessor symbols
    viz [options] [selection]
Create a graphviz DOT file for the selected part of the design, showing the
relationships between the selected wires, and compile it to a graphics
file (usually SVG or PostScript).
    -viewer <viewer>
        Run the specified command with the graphics file as parameter.
        On Windows, this pauses yosys until the viewer exits.
    -format <format>
        Generate a graphics file in the specified format. Use 'dot' to just
        generate a .dot file, or other <format> strings such as 'svg' or 'ps'
        to generate files in other formats (this calls the 'dot' command).
    -prefix <prefix>
        generate <prefix>.* instead of ~/.yosys_viz.*
    -pause
        wait for the user to press enter to before returning
    -nobg
        don't run viewer in the background, IE wait for the viewer tool to
        exit before returning
    -set-vg-attr
        set their group index as 'vg' attribute on cells and wires
    -g <selection>
        manually define a group of terminal signals. this group is not being
        merged with other terminal groups.
    -u <selection>
        manually define a unique group for each wire in the selection.
    -x <selection>
        manually exclude wires from being considered. (usually this is
        used for global signals, such as reset.)
    -s <selection>
        like -g, but mark group as 'special', changing the algorithm to
        preserve as much info about this groups connectivity as possible.
    -G <selection_expr> .
    -U <selection_expr> .
    -X <selection_expr> .
    -S <selection_expr> .
        like -u, -g, -x, and -s, but parse all arguments up to a terminating .
        as a single select expression. (see 'help select' for details)
    -0, -1, -2, -3, -4, -5, -6, -7, -8, -9
        select effort level. each level corresponds to an incresingly more
        aggressive sequence of strategies for merging nodes of the data flow
        graph. (default: 9)
When no <format> is specified, 'dot' is used. When no <format> and <viewer> is
specified, 'xdot' is used to display the schematic (POSIX systems only).
The generated output files are '~/.yosys_viz.dot' and '~/.yosys_viz.<format>',
unless another prefix is specified using -prefix <prefix>.
Yosys on Windows and YosysJS use different defaults: The output is written
to 'show.dot' in the current directory and new viewer is launched each time
the 'show' command is executed.
    wbflip [selection]
Flip the whitebox attribute on selected cells. I.e. if it's set, unset it, and
vice-versa. Blackbox cells are not effected by this command.
    wreduce [options] [selection]
This command reduces the word size of operations. For example it will replace
the 32 bit adders in the following code with adders of more appropriate widths:
    module test(input [3:0] a, b, c, output [7:0] y);
        assign y = a + b + c + 1;
    endmodule
Options:
    -memx
        Do not change the width of memory address ports. Use this options in
        flows that use the 'memory_memx' pass.
    -mux_undef
        remove 'undef' inputs from $mux, $pmux and $_MUX_ cells
    -keepdc
        Do not optimize explicit don't-care values.
    write_aiger [options] [filename]
Write the current design to an AIGER file. The design must be flattened and
must not contain any cell types except $_AND_, $_NOT_, simple FF types,
$assert and $assume cells, and $initstate cells.
$assert and $assume cells are converted to AIGER bad state properties and
invariant constraints.
    -ascii
        write ASCII version of AIGER format
    -zinit
        convert FFs to zero-initialized FFs, adding additional inputs for
        uninitialized FFs.
    -miter
        design outputs are AIGER bad state properties
    -symbols
        include a symbol table in the generated AIGER file
    -map <filename>
        write an extra file with port and latch symbols
    -vmap <filename>
        like -map, but more verbose
    -no-startoffset
        make indexes zero based, enable using map files with smt solvers.
    -ywmap <filename>
        write a map file for conversion to and from yosys witness traces.
    -I, -O, -B, -L
        If the design contains no input/output/assert/flip-flop then create one
        dummy input/output/bad_state-pin or latch to make the tools reading the
        AIGER file happy.
    write_aiger2 [options] [filename]
Write the selected module to an AIGER file.
    -strash
        perform structural hashing while writing
    -flatten
        allow descending into submodules and write a flattened view of the design
        hierarchy starting at the selected top
This command is able to ingest all combinational cells except for:
    $alu, $lcu, $demux, $bweqx, $macc, $concat, $pow, $modfloor, $divfloor, 
    $mod, $div, $mul, $sub, $add, $nex, $eqx, $shiftx, $shift, $sshr, 
    $sshl, $shr, $shl, $sop, $lut, $slice, $neg, 
And all combinational gates except for:
    $_TBUF_, $_MUX16_, $_MUX8_, $_MUX4_, 
WARNING: THE 'write_aiger2' COMMAND IS EXPERIMENTAL.
    write_blif [options] [filename]
Write the current design to an BLIF file.
    -top top_module
        set the specified module as design top module
    -buf <cell-type> <in-port> <out-port>
        use cells of type <cell-type> with the specified port names for buffers
    -unbuf <cell-type> <in-port> <out-port>
        replace buffer cells with the specified name and port names with
        a .names statement that models a buffer
    -true <cell-type> <out-port>
    -false <cell-type> <out-port>
    -undef <cell-type> <out-port>
        use the specified cell types to drive nets that are constant 1, 0, or
        undefined. when '-' is used as <cell-type>, then <out-port> specifies
        the wire name to be used for the constant signal and no cell driving
        that wire is generated. when '+' is used as <cell-type>, then <out-port>
        specifies the wire name to be used for the constant signal and a .names
        statement is generated to drive the wire.
    -noalias
        if a net name is aliasing another net name, then by default a net
        without fanout is created that is driven by the other net. This option
        suppresses the generation of this nets without fanout.
The following options can be useful when the generated file is not going to be
read by a BLIF parser but a custom tool. It is recommended not to name the
output file *.blif when any of these options are used.
    -icells
        do not translate Yosys's internal gates to generic BLIF logic
        functions. Instead create .subckt or .gate lines for all cells.
    -gates
        print .gate instead of .subckt lines for all cells that are not
        instantiations of other modules from this design.
    -conn
        do not generate buffers for connected wires. instead use the
        non-standard .conn statement.
    -attr
        use the non-standard .attr statement to write cell attributes
    -param
        use the non-standard .param statement to write cell parameters
    -cname
        use the non-standard .cname statement to write cell names
    -iname, -iattr
        enable -cname and -attr functionality for .names statements
        (the .cname and .attr statements will be included in the BLIF
        output after the truth table for the .names statement)
    -blackbox
        write blackbox cells with .blackbox statement.
    -impltf
        do not write definitions for the $true, $false and $undef wires.
    write_btor [options] [filename]
Write a BTOR description of the current design.
  -v
    Add comments and indentation to BTOR output file
  -s
    Output only a single bad property for all asserts
  -c
    Output cover properties using 'bad' statements instead of asserts
  -i <filename>
    Create additional info file with auxiliary information
  -x
    Output symbols for internal netnames (starting with '$')
  -ywmap <filename>
    Create a map file for conversion to and from Yosys witness traces
    write_cxxrtl [options] [filename]
Write C++ code that simulates the design. The generated code requires a driver
that instantiates the design, toggles its clock, and interacts with its ports.
The following driver may be used as an example for a design with a single clock
driving rising edge triggered flip-flops:
    #include "top.cc"
    int main() {
      cxxrtl_design::p_top top;
      top.step();
      while (1) {
        /* user logic */
        top.p_clk.set(false);
        top.step();
        top.p_clk.set(true);
        top.step();
      }
    }
Note that CXXRTL simulations, just like the hardware they are simulating, are
subject to race conditions. If, in the example above, the user logic would run
simultaneously with the rising edge of the clock, the design would malfunction.
This backend supports replacing parts of the design with black boxes implemented
in C++. If a module marked as a CXXRTL black box, its implementation is ignored,
and the generated code consists only of an interface and a factory function.
The driver must implement the factory function that creates an implementation of
the black box, taking into account the parameters it is instantiated with.
For example, the following Verilog code defines a CXXRTL black box interface for
a synchronous debug sink:
    (* cxxrtl_blackbox *)
    module debug(...);
      (* cxxrtl_edge = "p" *) input clk;
      input en;
      input [7:0] i_data;
      (* cxxrtl_sync *) output [7:0] o_data;
    endmodule
For this HDL interface, this backend will generate the following C++ interface:
    struct bb_p_debug : public module {
      value<1> p_clk;
      bool posedge_p_clk() const { /* ... */ }
      value<1> p_en;
      value<8> p_i_data;
      wire<8> p_o_data;
      bool eval(performer *performer) override;
      virtual bool commit(observer &observer);
      bool commit() override;
      static std::unique_ptr<bb_p_debug>
      create(std::string name, metadata_map parameters, metadata_map attributes);
    };
The `create' function must be implemented by the driver. For example, it could
always provide an implementation logging the values to standard error stream:
    namespace cxxrtl_design {
    struct stderr_debug : public bb_p_debug {
      bool eval(performer *performer) override {
        if (posedge_p_clk() && p_en)
          fprintf(stderr, "debug: %02x\n", p_i_data.data[0]);
        p_o_data.next = p_i_data;
        return bb_p_debug::eval(performer);
      }
    };
    std::unique_ptr<bb_p_debug>
    bb_p_debug::create(std::string name, cxxrtl::metadata_map parameters,
                       cxxrtl::metadata_map attributes) {
      return std::make_unique<stderr_debug>();
    }
    }
For complex applications of black boxes, it is possible to parameterize their
port widths. For example, the following Verilog code defines a CXXRTL black box
interface for a configurable width debug sink:
    (* cxxrtl_blackbox, cxxrtl_template = "WIDTH" *)
    module debug(...);
      parameter WIDTH = 8;
      (* cxxrtl_edge = "p" *) input clk;
      input en;
      (* cxxrtl_width = "WIDTH" *) input [WIDTH - 1:0] i_data;
      (* cxxrtl_width = "WIDTH" *) output [WIDTH - 1:0] o_data;
    endmodule
For this parametric HDL interface, this backend will generate the following C++
interface (only the differences are shown):
    template<size_t WIDTH>
    struct bb_p_debug : public module {
      // ...
      value<WIDTH> p_i_data;
      wire<WIDTH> p_o_data;
      // ...
      static std::unique_ptr<bb_p_debug<WIDTH>>
      create(std::string name, metadata_map parameters, metadata_map attributes);
    };
The `create' function must be implemented by the driver, specialized for every
possible combination of template parameters. (Specialization is necessary to
enable separate compilation of generated code and black box implementations.)
    template<size_t SIZE>
    struct stderr_debug : public bb_p_debug<SIZE> {
      // ...
    };
    template<>
    std::unique_ptr<bb_p_debug<8>>
    bb_p_debug<8>::create(std::string name, cxxrtl::metadata_map parameters,
                          cxxrtl::metadata_map attributes) {
      return std::make_unique<stderr_debug<8>>();
    }
The following attributes are recognized by this backend:
    cxxrtl_blackbox
        only valid on modules. if specified, the module contents are ignored,
        and the generated code includes only the module interface and a factory
        function, which will be called to instantiate the module.
    cxxrtl_edge
        only valid on inputs of black boxes. must be one of "p", "n", "a".
        if specified on signal `clk`, the generated code includes edge detectors
        `posedge_p_clk()` (if "p"), `negedge_p_clk()` (if "n"), or both (if
        "a"), simplifying implementation of clocked black boxes.
    cxxrtl_template
        only valid on black boxes. must contain a space separated sequence of
        identifiers that have a corresponding black box parameters. for each
        of them, the generated code includes a `size_t` template parameter.
    cxxrtl_width
        only valid on ports of black boxes. must be a constant expression, which
        is directly inserted into generated code.
    cxxrtl_comb, cxxrtl_sync
        only valid on outputs of black boxes. if specified, indicates that every
        bit of the output port is driven, correspondingly, by combinatorial or
        synchronous logic. this knowledge is used for scheduling optimizations.
        if neither is specified, the output will be pessimistically treated as
        driven by both combinatorial and synchronous logic.
The following options are supported by this backend:
    -print-wire-types, -print-debug-wire-types
        enable additional debug logging, for pass developers.
    -header
        generate separate interface (.h) and implementation (.cc) files.
        if specified, the backend must be called with a filename, and filename
        of the interface is derived from filename of the implementation.
        otherwise, interface and implementation are generated together.
    -namespace <ns-name>
        place the generated code into namespace <ns-name>. if not specified,
        "cxxrtl_design" is used.
    -print-output <stream>
        $print cells in the generated code direct their output to <stream>.
        must be one of "std::cout", "std::cerr". if not specified,
        "std::cout" is used. explicitly provided performer overrides this.
    -nohierarchy
        use design hierarchy as-is. in most designs, a top module should be
        present as it is exposed through the C API and has unbuffered outputs
        for improved performance; it will be determined automatically if absent.
    -noflatten
        don't flatten the design. fully flattened designs can evaluate within
        one delta cycle if they have no combinatorial feedback.
        note that the debug interface and waveform dumps use full hierarchical
        names for all wires even in flattened designs.
    -noproc
        don't convert processes to netlists. in most designs, converting
        processes significantly improves evaluation performance at the cost of
        slight increase in compilation time.
    -O <level>
        set the optimization level. the default is -O6. higher optimization
        levels dramatically decrease compile and run time, and highest level
        possible for a design should be used.
    -O0
        no optimization.
    -O1
        unbuffer internal wires if possible.
    -O2
        like -O1, and localize internal wires if possible.
    -O3
        like -O2, and inline internal wires if possible.
    -O4
        like -O3, and unbuffer public wires not marked (*keep*) if possible.
    -O5
        like -O4, and localize public wires not marked (*keep*) if possible.
    -O6
        like -O5, and inline public wires not marked (*keep*) if possible.
    -g <level>
        set the debug level. the default is -g4. higher debug levels provide
        more visibility and generate more code, but do not pessimize evaluation.
    -g0
        no debug information. the C API is disabled.
    -g1
        include bare minimum of debug information necessary to access all design
        state. the C API is enabled.
    -g2
        like -g1, but include debug information for all public wires that are
        directly accessible through the C++ interface.
    -g3
        like -g2, and include debug information for public wires that are tied
        to a constant or another public wire.
    -g4
        like -g3, and compute debug information on demand for all public wires
        that were optimized out.
    write_edif [options] [filename]
Write the current design to an EDIF netlist file.
    -top top_module
        set the specified module as design top module
    -nogndvcc
        do not create "GND" and "VCC" cells. (this will produce an error
        if the design contains constant nets. use "hilomap" to map to custom
        constant drivers first)
    -gndvccy
        create "GND" and "VCC" cells with "Y" outputs. (the default is
        "G" for "GND" and "P" for "VCC".)
    -attrprop
        create EDIF properties for cell attributes
    -keep
        create extra KEEP nets by allowing a cell to drive multiple nets.
    -pvector {par|bra|ang}
        sets the delimiting character for module port rename clauses to
        parentheses, square brackets, or angle brackets.
    -lsbidx
        use index 0 for the LSB bit of a net or port instead of MSB.
Unfortunately there are different "flavors" of the EDIF file format. This
command generates EDIF files for the Xilinx place&route tools. It might be
necessary to make small modifications to this command when a different tool
is targeted.
    write_file [options] output_file [input_file]
Write the text from the input file to the output file.
    -a
        Append to output file (instead of overwriting)
Inside a script the input file can also can a here-document:
    write_file hello.txt <<EOT
    Hello World!
    EOT
    write_firrtl [options] [filename]
Write a FIRRTL netlist of the current design.
The following commands are executed by this command:
        pmuxtree
        bmuxmap
        demuxmap
        bwmuxmap
TODO: add help message
    write_functional_rosette [options] [selection] [filename]
Functional Rosette Backend.
    -provides
        include 'provide' statement(s) for loading output as a module
Functional SMT Backend.
    write_intersynth [options] [filename]
Write the current design to an 'intersynth' netlist file. InterSynth is
a tool for Coarse-Grain Example-Driven Interconnect Synthesis.
    -notypes
        do not generate celltypes and conntypes commands. i.e. just output
        the netlists. this is used for postsilicon synthesis.
    -lib <verilog_or_rtlil_file>
        Use the specified library file for determining whether cell ports are
        inputs or outputs. This option can be used multiple times to specify
        more than one library.
    -selected
        only write selected modules. modules must be selected entirely or
        not at all.
http://bygone.clairexen.net/intersynth/
    jny [options] [selection]
Write JSON netlist metadata for the current design
    -no-connections
        Don't include connection information in the netlist output.
    -no-attributes
        Don't include attributed information in the netlist output.
    -no-properties
        Don't include property information in the netlist output.
The JSON schema for JNY output files is located in the "jny.schema.json" file
which is located at "https://raw.githubusercontent.com/YosysHQ/yosys/main/misc/jny.schema.json"
    write_json [options] [filename]
Write a JSON netlist of the current design.
    -aig
        include AIG models for the different gate types
    -compat-int
        emit 32-bit or smaller fully-defined parameter values directly
        as JSON numbers (for compatibility with old parsers)
The general syntax of the JSON output created by this command is as follows:
    {
      "creator": "Yosys <version info>",
      "modules": {
        <module_name>: {
          "attributes": {
            <attribute_name>: <attribute_value>,
            ...
          },
          "parameter_default_values": {
            <parameter_name>: <parameter_value>,
            ...
          },
          "ports": {
            <port_name>: <port_details>,
            ...
          },
          "cells": {
            <cell_name>: <cell_details>,
            ...
          },
          "memories": {
            <memory_name>: <memory_details>,
            ...
          },
          "netnames": {
            <net_name>: <net_details>,
            ...
          }
        }
      },
      "models": {
        ...
      },
    }
Where <port_details> is:
    {
      "direction": <"input" | "output" | "inout">,
      "bits": <bit_vector>
      "offset": <the lowest bit index in use, if non-0>
      "upto": <1 if the port bit indexing is MSB-first>
      "signed": <1 if the port is signed>
    }
The "offset" and "upto" fields are skipped if their value would be 0.
They don't affect connection semantics, and are only used to preserve original
HDL bit indexing.And <cell_details> is:
    {
      "hide_name": <1 | 0>,
      "type": <cell_type>,
      "model": <AIG model name, if -aig option used>,
      "parameters": {
        <parameter_name>: <parameter_value>,
        ...
      },
      "attributes": {
        <attribute_name>: <attribute_value>,
        ...
      },
      "port_directions": {
        <port_name>: <"input" | "output" | "inout">,
        ...
      },
      "connections": {
        <port_name>: <bit_vector>,
        ...
      },
    }
And <memory_details> is:
    {
      "hide_name": <1 | 0>,
      "attributes": {
        <attribute_name>: <attribute_value>,
        ...
      },
      "width": <memory width>
      "start_offset": <the lowest valid memory address>
      "size": <memory size>
    }
And <net_details> is:
    {
      "hide_name": <1 | 0>,
      "bits": <bit_vector>
      "offset": <the lowest bit index in use, if non-0>
      "upto": <1 if the port bit indexing is MSB-first>
      "signed": <1 if the port is signed>
    }
The "hide_name" fields are set to 1 when the name of this cell or net is
automatically created and is likely not of interest for a regular user.
The "port_directions" section is only included for cells for which the
interface is known.
Module and cell ports and nets can be single bit wide or vectors of multiple
bits. Each individual signal bit is assigned a unique integer. The <bit_vector>
values referenced above are vectors of this integers. Signal bits that are
connected to a constant driver are denoted as string "0", "1", "x", or
"z" instead of a number.
Bit vectors (including integers) are written as string holding the binary
representation of the value. Strings are written as strings, with an appended
blank in cases of strings of the form /[01xz]* */.
For example the following Verilog code:
    module test(input x, y);
      (* keep *) foo #(.P(42), .Q(1337))
          foo_inst (.A({x, y}), .B({y, x}), .C({4'd10, {4{x}}}));
    endmodule
Translates to the following JSON output:
    {
      "creator": "Yosys 0.9+2406 (git sha1 fb1168d8, clang 9.0.1 -fPIC -Os)",
      "modules": {
        "test": {
          "attributes": {
            "cells_not_processed": "00000000000000000000000000000001",
            "src": "test.v:1.1-4.10"
          },
          "ports": {
            "x": {
              "direction": "input",
              "bits": [ 2 ]
            },
            "y": {
              "direction": "input",
              "bits": [ 3 ]
            }
          },
          "cells": {
            "foo_inst": {
              "hide_name": 0,
              "type": "foo",
              "parameters": {
                "P": "00000000000000000000000000101010",
                "Q": "00000000000000000000010100111001"
              },
              "attributes": {
                "keep": "00000000000000000000000000000001",
                "module_not_derived": "00000000000000000000000000000001",
                "src": "test.v:3.1-3.55"
              },
              "connections": {
                "A": [ 3, 2 ],
                "B": [ 2, 3 ],
                "C": [ 2, 2, 2, 2, "0", "1", "0", "1" ]
              }
            }
          },
          "netnames": {
            "x": {
              "hide_name": 0,
              "bits": [ 2 ],
              "attributes": {
                "src": "test.v:1.19-1.20"
              }
            },
            "y": {
              "hide_name": 0,
              "bits": [ 3 ],
              "attributes": {
                "src": "test.v:1.22-1.23"
              }
            }
          }
        }
      }
    }
The models are given as And-Inverter-Graphs (AIGs) in the following form:
    "models": {
      <model_name>: [
        /*   0 */ [ <node-spec> ],
        /*   1 */ [ <node-spec> ],
        /*   2 */ [ <node-spec> ],
        ...
      ],
      ...
    },
The following node-types may be used:
    [ "port", <portname>, <bitindex>, <out-list> ]
      - the value of the specified input port bit
    [ "nport", <portname>, <bitindex>, <out-list> ]
      - the inverted value of the specified input port bit
    [ "and", <node-index>, <node-index>, <out-list> ]
      - the ANDed value of the specified nodes
    [ "nand", <node-index>, <node-index>, <out-list> ]
      - the inverted ANDed value of the specified nodes
    [ "true", <out-list> ]
      - the constant value 1
    [ "false", <out-list> ]
      - the constant value 0
All nodes appear in topological order. I.e. only nodes with smaller indices
are referenced by "and" and "nand" nodes.
The optional <out-list> at the end of a node specification is a list of
output portname and bitindex pairs, specifying the outputs driven by this node.
For example, the following is the model for a 3-input 3-output $reduce_and cell
inferred by the following code:
    module test(input [2:0] in, output [2:0] out);
      assign in = &out;
    endmodule
    "$reduce_and:3U:3": [
      /*   0 */ [ "port", "A", 0 ],
      /*   1 */ [ "port", "A", 1 ],
      /*   2 */ [ "and", 0, 1 ],
      /*   3 */ [ "port", "A", 2 ],
      /*   4 */ [ "and", 2, 3, "Y", 0 ],
      /*   5 */ [ "false", "Y", 1, "Y", 2 ]
    ]
Future version of Yosys might add support for additional fields in the JSON
format. A program processing this format must ignore all unknown fields.
    write_rtlil [filename]
Write the current design to an RTLIL file. (RTLIL is a text representation
of a design in yosys's internal format.)
    -selected
        only write selected parts of the design.
    write_simplec [options] [filename]
Write simple C code for simulating the design. The C code written can be used to
simulate the design in a C environment, but the purpose of this command is to
generate code that works well with C-based formal verification.
    -verbose
        this will print the recursive walk used to export the modules.
    -i8, -i16, -i32, -i64
        set the maximum integer bit width to use in the generated code.
THIS COMMAND IS UNDER CONSTRUCTION
    write_smt2 [options] [filename]
Write a SMT-LIBv2 [1] description of the current design. For a module with name
'<mod>' this will declare the sort '<mod>_s' (state of the module) and will
define and declare functions operating on that state.
The following SMT2 functions are generated for a module with name '<mod>'.
Some declarations/definitions are printed with a special comment. A prover
using the SMT2 files can use those comments to collect all relevant metadata
about the design.
    ; yosys-smt2-module <mod>
    (declare-sort |<mod>_s| 0)
        The sort representing a state of module <mod>.
    (define-fun |<mod>_h| ((state |<mod>_s|)) Bool (...))
        This function must be asserted for each state to establish the
        design hierarchy.
    ; yosys-smt2-input <wirename> <width>
    ; yosys-smt2-output <wirename> <width>
    ; yosys-smt2-register <wirename> <width>
    ; yosys-smt2-wire <wirename> <width>
    (define-fun |<mod>_n <wirename>| (|<mod>_s|) (_ BitVec <width>))
    (define-fun |<mod>_n <wirename>| (|<mod>_s|) Bool)
        For each port, register, and wire with the 'keep' attribute set an
        accessor function is generated. Single-bit wires are returned as Bool,
        multi-bit wires as BitVec.
    ; yosys-smt2-cell <submod> <instancename>
    (declare-fun |<mod>_h <instancename>| (|<mod>_s|) |<submod>_s|)
        There is a function like that for each hierarchical instance. It
        returns the sort that represents the state of the sub-module that
        implements the instance.
    (declare-fun |<mod>_is| (|<mod>_s|) Bool)
        This function must be asserted 'true' for initial states, and 'false'
        otherwise.
    (define-fun |<mod>_i| ((state |<mod>_s|)) Bool (...))
        This function must be asserted 'true' for initial states. For
        non-initial states it must be left unconstrained.
    (define-fun |<mod>_t| ((state |<mod>_s|) (next_state |<mod>_s|)) Bool (...))
        This function evaluates to 'true' if the states 'state' and
        'next_state' form a valid state transition.
    (define-fun |<mod>_a| ((state |<mod>_s|)) Bool (...))
        This function evaluates to 'true' if all assertions hold in the state.
    (define-fun |<mod>_u| ((state |<mod>_s|)) Bool (...))
        This function evaluates to 'true' if all assumptions hold in the state.
    ; yosys-smt2-assert <id> <filename:linenum>
    (define-fun |<mod>_a <id>| ((state |<mod>_s|)) Bool (...))
        Each $assert cell is converted into one of this functions. The function
        evaluates to 'true' if the assert statement holds in the state.
    ; yosys-smt2-assume <id> <filename:linenum>
    (define-fun |<mod>_u <id>| ((state |<mod>_s|)) Bool (...))
        Each $assume cell is converted into one of this functions. The function
        evaluates to 'true' if the assume statement holds in the state.
    ; yosys-smt2-cover <id> <filename:linenum>
    (define-fun |<mod>_c <id>| ((state |<mod>_s|)) Bool (...))
        Each $cover cell is converted into one of this functions. The function
        evaluates to 'true' if the cover statement is activated in the state.
Options:
    -verbose
        this will print the recursive walk used to export the modules.
    -stbv
        Use a BitVec sort to represent a state instead of an uninterpreted
        sort. As a side-effect this will prevent use of arrays to model
        memories.
    -stdt
        Use SMT-LIB 2.6 style datatypes to represent a state instead of an
        uninterpreted sort.
    -nobv
        disable support for BitVec (FixedSizeBitVectors theory). without this
        option multi-bit wires are represented using the BitVec sort and
        support for coarse grain cells (incl. arithmetic) is enabled.
    -nomem
        disable support for memories (via ArraysEx theory). this option is
        implied by -nobv. only $mem cells without merged registers in
        read ports are supported. call "memory" with -nordff to make sure
        that no registers are merged into $mem read ports. '<mod>_m' functions
        will be generated for accessing the arrays that are used to represent
        memories.
    -wires
        create '<mod>_n' functions for all public wires. by default only ports,
        registers, and wires with the 'keep' attribute are exported.
    -tpl <template_file>
        use the given template file. the line containing only the token '%%'
        is replaced with the regular output of this command.
    -solver-option <option> <value>
        emit a `; yosys-smt2-solver-option` directive for yosys-smtbmc to write
        the given option as a `(set-option ...)` command in the SMT-LIBv2.
[1] For more information on SMT-LIBv2 visit http://smt-lib.org/ or read David
R. Cok's tutorial: https://smtlib.github.io/jSMTLIB/SMTLIBTutorial.pdf
---------------------------------------------------------------------------
Example:
Consider the following module (test.v). We want to prove that the output can
never transition from a non-zero value to a zero value.
        module test(input clk, output reg [3:0] y);
          always @(posedge clk)
            y <= (y << 1) | ^y;
        endmodule
For this proof we create the following template (test.tpl).
        ; we need QF_UFBV for this proof
        (set-logic QF_UFBV)
        ; insert the auto-generated code here
        %%
        ; declare two state variables s1 and s2
        (declare-fun s1 () test_s)
        (declare-fun s2 () test_s)
        ; state s2 is the successor of state s1
        (assert (test_t s1 s2))
        ; we are looking for a model with y non-zero in s1
        (assert (distinct (|test_n y| s1) #b0000))
        ; we are looking for a model with y zero in s2
        (assert (= (|test_n y| s2) #b0000))
        ; is there such a model?
        (check-sat)
The following yosys script will create a 'test.smt2' file for our proof:
        read_verilog test.v
        hierarchy -check; proc; opt; check -assert
        write_smt2 -bv -tpl test.tpl test.smt2
Running 'cvc4 test.smt2' will print 'unsat' because y can never transition
from non-zero to zero in the test design.
    write_smv [options] [filename]
Write an SMV description of the current design.
    -verbose
        this will print the recursive walk used to export the modules.
    -tpl <template_file>
        use the given template file. the line containing only the token '%%'
        is replaced with the regular output of this command.
THIS COMMAND IS UNDER CONSTRUCTION
    write_spice [options] [filename]
Write the current design to an SPICE netlist file.
    -big_endian
        generate multi-bit ports in MSB first order
        (default is LSB first)
    -neg net_name
        set the net name for constant 0 (default: Vss)
    -pos net_name
        set the net name for constant 1 (default: Vdd)
    -buf DC|subckt_name
        set the name for jumper element (default: DC)
        (used to connect different nets)
    -nc_prefix
        prefix for not-connected nets (default: _NC)
    -inames
        include names of internal ($-prefixed) nets in outputs
        (default is to use net numbers instead)
    -top top_module
        set the specified module as design top module
    write_table [options] [filename]
Write the current design as connectivity table. The output is a tab-separated
ASCII table with the following columns:
  module name
  cell name
  cell type
  cell port
  direction
  signal
module inputs and outputs are output using cell type and port '-' and with
'pi' (primary input) or 'po' (primary output) or 'pio' as direction.
    write_verilog [options] [filename]
Write the current design to a Verilog file.
    -sv
        with this option, SystemVerilog constructs like always_comb are used
    -norename
        without this option all internal object names (the ones with a dollar
        instead of a backslash prefix) are changed to short names in the
        format '_<number>_'.
    -renameprefix <prefix>
        insert this prefix in front of auto-generated instance names
    -noattr
        with this option no attributes are included in the output
    -attr2comment
        with this option attributes are included as comments in the output
    -noexpr
        without this option all internal cells are converted to Verilog
        expressions.
    -noparallelcase
        With this option no parallel_case attributes are used. Instead, a case
        statement that assigns don't-care values for priority dependent inputs
        is generated.
    -siminit
        add initial statements with hierarchical refs to initialize FFs when
        in -noexpr mode.
    -nodec
        32-bit constant values are by default dumped as decimal numbers,
        not bit pattern. This option deactivates this feature and instead
        will write out all constants in binary.
    -decimal
        dump 32-bit constants in decimal and without size and radix
    -nohex
        constant values that are compatible with hex output are usually
        dumped as hex values. This option deactivates this feature and
        instead will write out all constants in binary.
    -nostr
        Parameters and attributes that are specified as strings in the
        original input will be output as strings by this back-end. This
        deactivates this feature and instead will write string constants
        as binary numbers.
    -simple-lhs
        Connection assignments with simple left hand side without
        concatenations.
    -extmem
        instead of initializing memories using assignments to individual
        elements, use the '$readmemh' function to read initialization data
        from a file. This data is written to a file named by appending
        a sequential index to the Verilog filename and replacing the extension
        with '.mem', e.g. 'write_verilog -extmem foo.v' writes 'foo-1.mem',
        'foo-2.mem' and so on.
    -defparam
        use 'defparam' statements instead of the Verilog-2001 syntax for
        cell parameters.
    -blackboxes
        usually modules with the 'blackbox' attribute are ignored. with
        this option set only the modules with the 'blackbox' attribute
        are written to the output file.
    -selected
        only write selected modules. modules must be selected entirely or
        not at all.
    -v
        verbose output (print new names of all renamed wires and cells)
Note that RTLIL processes can't always be mapped directly to Verilog
always blocks. This frontend should only be used to export an RTLIL
netlist, i.e. after the "proc" pass has been used to convert all
processes to logic networks and registers. A warning is generated when
this command is called on a design with RTLIL processes.
    write_xaiger [options] [filename]
Write the top module (according to the (* top *) attribute or if only one module
is currently selected) to an XAIGER file. Any non $_NOT_, $_AND_, (optionally
$_DFF_N_, $_DFF_P_), or non (* abc9_box *) cells will be converted into psuedo-
inputs and pseudo-outputs. Whitebox contents will be taken from the equivalent
module in the '$abc9_holes' design, if it exists.
    -ascii
        write ASCII version of AIGER format
    -map <filename>
        write an extra file with port and box symbols
    -dff
        write $_DFF_[NP]_ cells
    write_xaiger2 [options] [filename]
Write the selected module to a XAIGER file including the 'h' and 'a' extensions
with box information for ABC.
    -strash
        perform structural hashing while writing
    -flatten
        allow descending into submodules and write a flattened view of the design
        hierarchy starting at the selected top
    -mapping_prep
        after the file is written, prepare the module for reintegration of
        a mapping in a subsequent command. all cells which are not blackboxed nor
        whiteboxed are removed from the design as well as all wires which only
        connect to removed cells
        (conflicts with -flatten)
    -map2 <file>
        write a map2 file which 'read_xaiger2 -sc_mapping' can read to
        reintegrate a mapping
        (conflicts with -flatten)
WARNING: THE 'write_xaiger2' COMMAND IS EXPERIMENTAL.
    xilinx_dffopt [options] [selection]
Converts hardware clock enable and set/reset signals on FFs to emulation
using LUTs, if doing so would improve area.  Operates on post-techmap Xilinx
cells (LUT*, FD*).
    -lut4
        Assume a LUT4-based device (instead of a LUT6-based device).
    xilinx_dsp [options] [selection]
Pack input registers (A2, A1, B2, B1, C, D, AD; with optional enable/reset),
pipeline registers (M; with optional enable/reset), output registers (P; with
optional enable/reset), pre-adder and/or post-adder into Xilinx DSP resources.
Multiply-accumulate operations using the post-adder with feedback on the 'C'
input will be folded into the DSP. In this scenario only, the 'C' input can be
used to override the current accumulation result with a new value, which will
be added to the multiplier result to form the next accumulation result.
Use of the dedicated 'PCOUT' -> 'PCIN' cascade path is detected for 'P' -> 'C'
connections (optionally, where 'P' is right-shifted by 17-bits and used as an
input to the post-adder -- a pattern common for summing partial products to
implement wide multipliers). Limited support also exists for similar cascading
for A and B using '[AB]COUT' -> '[AB]CIN'. Currently, cascade chains are limited
to a maximum length of 20 cells, corresponding to the smallest Xilinx 7 Series
device.
This pass is a no-op if the scratchpad variable 'xilinx_dsp.multonly' is set
to 1.
Experimental feature: addition/subtractions less than 12 or 24 bits with the
'(* use_dsp="simd" *)' attribute attached to the output wire or attached to
the add/subtract operator will cause those operations to be implemented using
the 'SIMD' feature of DSPs.
Experimental feature: the presence of a `$ge' cell attached to the registered
P output implementing the operation "(P >= <power-of-2>)" will be transformed
into using the DSP48E1's pattern detector feature for overflow detection.
    -family {xcup|xcu|xc7|xc6v|xc5v|xc4v|xc6s|xc3sda}
        select the family to target
        default: xc7
    xilinx_srl [options] [selection]
This pass converts chains of built-in flops (bit-level: $_DFF_[NP]_, $_DFFE_*
and word-level: $dff, $dffe) as well as Xilinx flops (FDRE, FDRE_1) into a
$__XILINX_SHREG cell. Chains must be of the same cell type, clock, clock
polarity, enable, and enable polarity (where relevant).
Flops with resets cannot be mapped to Xilinx devices and will not be inferred.
    -minlen N
        min length of shift register (default = 3)
    -fixed
        infer fixed-length shift registers.
    -variable
        infer variable-length shift registers (i.e. fixed-length shifts where
        each element also fans-out to a $shiftx cell).
    xprop [options] [selection]
This pass transforms the circuit into an equivalent circuit that explicitly
encodes the propagation of x values using purely 2-valued logic. On the
interface between xprop-transformed and non-transformed parts of the design,
appropriate conversions are inserted automatically.
    -split-inputs
    -split-outputs
    -split-ports
        Replace each input/output/port with two new ports, one carrying the
        defined values (named <portname>_d) and one carrying the mask of which
        bits are x (named <portname>_x). When a bit in the <portname>_x is set
        the corresponding bit in <portname>_d is ignored for inputs and
        guaranteed to be 0 for outputs.
    -split-public
        Replace each public non-port wire with two new wires, one carrying the
        defined values (named <wirename>_d) and one carrying the mask of which
        bits are x (named <wirename>_x). When a bit in the <portname>_x is set
        the corresponding bit in <wirename>_d is guaranteed to be 0 for
        outputs.
    -assume-encoding
        Add encoding invariants as assumptions. This can speed up formal
        verification tasks.
    -assert-encoding
        Add encoding invariants as assertions. Used for testing the xprop
        pass itself.
    -assume-def-inputs
        Assume all inputs are fully defined. This adds corresponding
        assumptions to the design and uses these assumptions to optimize the
        xprop encoding.
    -required
        Produce a runtime error if any encountered cell could not be encoded.
    -formal
        Produce a runtime error if any encoded cell uses a signal that is
		 neither known to be non-x nor driven by another encoded cell.
    -debug-asserts
        Add assertions checking that the encoding used by this pass never
        produces x values within the encoded signals.
    zinit [options] [selection]
Add inverters as needed to make all FFs zero-initialized.
    -all
        also add zero initialization to uninitialized FFs
End of script. Logfile hash: a7e7bc8a41, CPU: user 0.03s system 0.01s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 100% 1x help (0 sec)
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `help -dump-cells-json docs/source/generated/cells.json' --
End of script. Logfile hash: 435b0c1a21, CPU: user 0.01s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 100% 1x help (0 sec)
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
make examples
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
make -C source/code_examples/extensions examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/extensions'
../../../../yosys-config --exec --cxx -O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1 -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -Wall -Wextra -ggdb -I/usr/include/yosys -MD -MP -D_YOSYS_ -fPIC -I/usr/include -std=c++17 -O3 -DYOSYS_ENABLE_READLINE -DYOSYS_ENABLE_PLUGINS -DYOSYS_ENABLE_GLOB -DYOSYS_ENABLE_ZLIB -DWITH_GZFILEOP -DYOSYS_ENABLE_TCL -DYOSYS_ENABLE_ABC -DYOSYS_ENABLE_COVER -I../../../../ --ldflags -o my_cmd.so -shared my_cmd.cc --ldlibs
../../../../yosys -QTl test0.log_new -m ./my_cmd.so -p 'my_cmd foo bar' -f verilog absval_ref.v
-- Parsing `absval_ref.v' using frontend `verilog' --
1. Executing Verilog-2005 frontend: absval_ref.v
Parsing Verilog input from `absval_ref.v' to AST representation.
Generating RTLIL representation for module `\absval_ref'.
Successfully finished Verilog frontend.
-- Running command `my_cmd foo bar' --
Arguments to my_cmd:
  my_cmd
  foo
  bar
Modules in current design:
  absval_ref (4 wires, 2 cells)
mv test0.log_new test0.log
../../../../yosys -QTl test1.log_new -m ./my_cmd.so -p 'clean; test1; dump' -f verilog absval_ref.v
-- Parsing `absval_ref.v' using frontend `verilog' --
1. Executing Verilog-2005 frontend: absval_ref.v
Parsing Verilog input from `absval_ref.v' to AST representation.
Generating RTLIL representation for module `\absval_ref'.
Successfully finished Verilog frontend.
-- Running command `clean; test1; dump' --
Removed 0 unused cells and 1 unused wires.
Name of this module: absval
autoidx 6
module \absval
  wire width 4 $auto$my_cmd.cc:41:execute$3
  wire width 4 output 2 \y
  wire width 4 input 1 \a
  cell $mux $auto$my_cmd.cc:43:execute$5
    parameter \WIDTH 4
    connect \Y \y
    connect \S \a [3]
    connect \B $auto$my_cmd.cc:41:execute$3
    connect \A \a
  end
  cell $neg $auto$my_cmd.cc:42:execute$4
    parameter \Y_WIDTH 4
    parameter \A_WIDTH 4
    parameter \A_SIGNED 1
    connect \Y $auto$my_cmd.cc:41:execute$3
    connect \A \a
  end
end
attribute \cells_not_processed 1
attribute \src "absval_ref.v:1.1-3.10"
module \absval_ref
  attribute \src "absval_ref.v:2.20-2.22"
  wire width 4 signed $neg$absval_ref.v:2$1_Y
  attribute \src "absval_ref.v:1.38-1.39"
  wire width 4 input 1 signed \a
  attribute \src "absval_ref.v:1.54-1.55"
  wire width 4 output 2 \y
  attribute \src "absval_ref.v:2.20-2.22"
  cell $neg $neg$absval_ref.v:2$1
    parameter \A_SIGNED 1
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \Y $neg$absval_ref.v:2$1_Y
  end
  attribute \src "absval_ref.v:2.13-2.26"
  cell $mux $ternary$absval_ref.v:2$2
    parameter \WIDTH 4
    connect \A \a
    connect \B $neg$absval_ref.v:2$1_Y
    connect \S \a [3]
    connect \Y \y
  end
end
mv test1.log_new test1.log
../../../../yosys -QTl test2.log_new -m ./my_cmd.so -p 'hierarchy -top test; test2' -f verilog sigmap_test.v
-- Parsing `sigmap_test.v' using frontend `verilog' --
1. Executing Verilog-2005 frontend: sigmap_test.v
Parsing Verilog input from `sigmap_test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
-- Running command `hierarchy -top test; test2' --
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
0 0 0
1 1 1
Mapped signal x: \a
3. Doing important stuff!
Log message #0.
Log message #1.
Log message #2.
Log message #3.
Log message #4.
Log message #5.
Log message #6.
Log message #7.
Log message #8.
Log message #9.
mv test2.log_new test2.log
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/extensions'
make -C source/code_examples/fifo examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/fifo'
../../../../yosys fifo.ys -l fifo.out -Q -T
-- Executing script file `fifo.ys' --
$ yosys fifo.v
-- Parsing `fifo.v' using frontend ` -vlog2k' --
1. Executing Verilog-2005 frontend: fifo.v
Parsing Verilog input from `fifo.v' to AST representation.
Storing AST representation for module `$abstract\addr_gen'.
Storing AST representation for module `$abstract\fifo'.
Successfully finished Verilog frontend.
echo on
yosys> hierarchy -top addr_gen
2. Executing HIERARCHY pass (managing design hierarchy).
3. Executing AST frontend in derive mode using pre-parsed AST for module `\addr_gen'.
Generating RTLIL representation for module `\addr_gen'.
3.1. Analyzing design hierarchy..
Top module:  \addr_gen
3.2. Analyzing design hierarchy..
Top module:  \addr_gen
Removing unused module `$abstract\fifo'.
Removing unused module `$abstract\addr_gen'.
Removed 2 unused modules.
yosys> select -module addr_gen
yosys [addr_gen]> select -list
addr_gen
addr_gen/$1\addr[7:0]
addr_gen/$add$fifo.v:19$3_Y
addr_gen/$eq$fifo.v:16$2_Y
addr_gen/$0\addr[7:0]
addr_gen/addr
addr_gen/rst
addr_gen/clk
addr_gen/en
addr_gen/$add$fifo.v:19$3
addr_gen/$eq$fifo.v:16$2
addr_gen/$proc$fifo.v:0$4
addr_gen/$proc$fifo.v:12$1
yosys [addr_gen]> select t:*
yosys [addr_gen]*> select -list
addr_gen/$add$fifo.v:19$3
addr_gen/$eq$fifo.v:16$2
yosys [addr_gen]*> select -set new_cells %
yosys [addr_gen]*> select -clear
yosys> show -format dot -prefix addr_gen_show addr_gen
4. Generating Graphviz representation of design.
Writing dot description to `addr_gen_show.dot'.
Dumping module addr_gen to page 1.
yosys> show -format dot -prefix new_cells_show -notitle @new_cells
5. Generating Graphviz representation of design.
Writing dot description to `new_cells_show.dot'.
Dumping selected parts of module addr_gen to page 1.
yosys> show -color maroon3 @new_cells -color cornflowerblue p:* -notitle -format dot -prefix addr_gen_hier
6. Generating Graphviz representation of design.
Writing dot description to `addr_gen_hier.dot'.
Dumping module addr_gen to page 1.
yosys> proc -noopt
7. Executing PROC pass (convert processes to netlists).
yosys> proc_clean
7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
yosys> proc_rmdead
7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$fifo.v:12$1 in module addr_gen.
Removed a total of 0 dead cases.
yosys> proc_prune
7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.
yosys> proc_init
7.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\addr_gen.$proc$fifo.v:0$4'.
  Set init value: \addr = 8'00000000
yosys> proc_arst
7.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\addr_gen.$proc$fifo.v:12$1'.
yosys> proc_rom
7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>
yosys> proc_mux
7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\addr_gen.$proc$fifo.v:0$4'.
Creating decoders for process `\addr_gen.$proc$fifo.v:12$1'.
     1/1: $0\addr[7:0]
yosys> proc_dlatch
7.8. Executing PROC_DLATCH pass (convert process syncs to latches).
yosys> proc_dff
7.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\addr_gen.\addr' using process `\addr_gen.$proc$fifo.v:12$1'.
  created $adff cell `$procdff$12' with positive edge clock and positive level reset.
yosys> proc_memwr
7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
yosys> proc_clean
7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `addr_gen.$proc$fifo.v:0$4'.
Found and cleaned up 2 empty switches in `\addr_gen.$proc$fifo.v:12$1'.
Removing empty process `addr_gen.$proc$fifo.v:12$1'.
Cleaned up 2 empty switches.
yosys> select -set new_cells t:$mux t:*dff
yosys> show -color maroon3 @new_cells -notitle -format dot -prefix addr_gen_proc
8. Generating Graphviz representation of design.
Writing dot description to `addr_gen_proc.dot'.
Dumping module addr_gen to page 1.
yosys> opt_expr
9. Executing OPT_EXPR pass (perform const folding).
Optimizing module addr_gen.
<suppressed ~1 debug messages>
yosys> clean
Removed 0 unused cells and 5 unused wires.
yosys> select -set new_cells t:$eq
yosys> show -color cornflowerblue @new_cells -notitle -format dot -prefix addr_gen_clean
10. Generating Graphviz representation of design.
Writing dot description to `addr_gen_clean.dot'.
Dumping module addr_gen to page 1.
yosys> design -reset
yosys> read_verilog fifo.v
11. Executing Verilog-2005 frontend: fifo.v
Parsing Verilog input from `fifo.v' to AST representation.
Generating RTLIL representation for module `\addr_gen'.
Generating RTLIL representation for module `\fifo'.
Successfully finished Verilog frontend.
yosys> hierarchy -check -top fifo
12. Executing HIERARCHY pass (managing design hierarchy).
12.1. Analyzing design hierarchy..
Top module:  \fifo
Used module:     \addr_gen
Parameter \MAX_DATA = 256
12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\addr_gen'.
Parameter \MAX_DATA = 256
Generating RTLIL representation for module `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000'.
Parameter \MAX_DATA = 256
Found cached RTLIL representation for module `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000'.
12.3. Analyzing design hierarchy..
Top module:  \fifo
Used module:     $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
12.4. Analyzing design hierarchy..
Top module:  \fifo
Used module:     $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
Removing unused module `\addr_gen'.
Removed 1 unused modules.
yosys> proc
13. Executing PROC pass (convert processes to netlists).
yosys> proc_clean
13.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
yosys> proc_rmdead
13.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$fifo.v:62$26 in module fifo.
Marked 1 switch rules as full_case in process $proc$fifo.v:36$18 in module fifo.
Marked 2 switch rules as full_case in process $proc$fifo.v:12$34 in module $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.
Removed a total of 0 dead cases.
yosys> proc_prune
13.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.
yosys> proc_init
13.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\fifo.$proc$fifo.v:0$33'.
  Set init value: \count = 9'000000000
Found init rule in `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:0$37'.
  Set init value: \addr = 8'00000000
yosys> proc_arst
13.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\fifo.$proc$fifo.v:62$26'.
Found async reset \rst in `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$34'.
yosys> proc_rom
13.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~5 debug messages>
yosys> proc_mux
13.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fifo.$proc$fifo.v:0$33'.
Creating decoders for process `\fifo.$proc$fifo.v:62$26'.
     1/1: $0\count[8:0]
Creating decoders for process `\fifo.$proc$fifo.v:36$18'.
     1/3: $1$memwr$\data$fifo.v:38$17_EN[7:0]$24
     2/3: $1$memwr$\data$fifo.v:38$17_DATA[7:0]$23
     3/3: $1$memwr$\data$fifo.v:38$17_ADDR[7:0]$22
Creating decoders for process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:0$37'.
Creating decoders for process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$34'.
     1/1: $0\addr[7:0]
yosys> proc_dlatch
13.8. Executing PROC_DLATCH pass (convert process syncs to latches).
yosys> proc_dff
13.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fifo.\count' using process `\fifo.$proc$fifo.v:62$26'.
  created $adff cell `$procdff$59' with positive edge clock and positive level reset.
Creating register for signal `\fifo.\rdata' using process `\fifo.$proc$fifo.v:36$18'.
  created $dff cell `$procdff$60' with positive edge clock.
Creating register for signal `\fifo.$memwr$\data$fifo.v:38$17_ADDR' using process `\fifo.$proc$fifo.v:36$18'.
  created $dff cell `$procdff$61' with positive edge clock.
Creating register for signal `\fifo.$memwr$\data$fifo.v:38$17_DATA' using process `\fifo.$proc$fifo.v:36$18'.
  created $dff cell `$procdff$62' with positive edge clock.
Creating register for signal `\fifo.$memwr$\data$fifo.v:38$17_EN' using process `\fifo.$proc$fifo.v:36$18'.
  created $dff cell `$procdff$63' with positive edge clock.
Creating register for signal `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.\addr' using process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$34'.
  created $adff cell `$procdff$66' with positive edge clock and positive level reset.
yosys> proc_memwr
13.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
yosys> proc_clean
13.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `fifo.$proc$fifo.v:0$33'.
Found and cleaned up 2 empty switches in `\fifo.$proc$fifo.v:62$26'.
Removing empty process `fifo.$proc$fifo.v:62$26'.
Found and cleaned up 1 empty switch in `\fifo.$proc$fifo.v:36$18'.
Removing empty process `fifo.$proc$fifo.v:36$18'.
Removing empty process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:0$37'.
Found and cleaned up 2 empty switches in `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$34'.
Removing empty process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$34'.
Cleaned up 5 empty switches.
yosys> opt_expr -keepdc
13.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~1 debug messages>
Optimizing module $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.
<suppressed ~1 debug messages>
yosys> select -set new_cells t:$memrd
yosys> show -color maroon3 c:fifo_reader -color cornflowerblue @new_cells -notitle -format dot -prefix rdata_proc o:rdata %ci*
14. Generating Graphviz representation of design.
Writing dot description to `rdata_proc.dot'.
Dumping selected parts of module fifo to page 1.
yosys> flatten
15. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.
<suppressed ~2 debug messages>
yosys> clean
Removed 3 unused cells and 28 unused wires.
yosys> select -set rdata_path o:rdata %ci*
yosys> select -set new_cells @rdata_path o:rdata %ci3 %d i:* %d
yosys> show -color maroon3 @new_cells -notitle -format dot -prefix rdata_flat @rdata_path
16. Generating Graphviz representation of design.
Writing dot description to `rdata_flat.dot'.
Dumping selected parts of module fifo to page 1.
yosys> opt_dff
17. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$59 ($adff) from module fifo (D = $0\count[8:0], Q = \count).
Adding EN signal on $flatten\fifo_writer.$procdff$66 ($adff) from module fifo (D = $flatten\fifo_writer.$procmux$53_Y, Q = \fifo_writer.addr).
Adding EN signal on $flatten\fifo_reader.$procdff$66 ($adff) from module fifo (D = $flatten\fifo_reader.$procmux$53_Y, Q = \fifo_reader.addr).
yosys> select -set new_cells t:$adffe
yosys> show -color maroon3 @new_cells -notitle -format dot -prefix rdata_adffe o:rdata %ci*
18. Generating Graphviz representation of design.
Writing dot description to `rdata_adffe.dot'.
Dumping selected parts of module fifo to page 1.
yosys> wreduce
19. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell fifo.$add$fifo.v:66$29 ($add).
Removed top 23 bits (of 32) from port Y of cell fifo.$add$fifo.v:66$29 ($add).
Removed top 31 bits (of 32) from port B of cell fifo.$sub$fifo.v:68$32 ($sub).
Removed top 23 bits (of 32) from port Y of cell fifo.$sub$fifo.v:68$32 ($sub).
Removed top 1 bits (of 2) from port B of cell fifo.$auto$opt_dff.cc:195:make_patterns_logic$72 ($ne).
Removed cell fifo.$flatten\fifo_writer.$procmux$55 ($mux).
Removed top 31 bits (of 32) from port B of cell fifo.$flatten\fifo_writer.$add$fifo.v:19$36 ($add).
Removed top 24 bits (of 32) from port Y of cell fifo.$flatten\fifo_writer.$add$fifo.v:19$36 ($add).
Removed cell fifo.$flatten\fifo_reader.$procmux$55 ($mux).
Removed top 31 bits (of 32) from port B of cell fifo.$flatten\fifo_reader.$add$fifo.v:19$36 ($add).
Removed top 24 bits (of 32) from port Y of cell fifo.$flatten\fifo_reader.$add$fifo.v:19$36 ($add).
Removed top 23 bits (of 32) from wire fifo.$add$fifo.v:66$29_Y.
Removed top 24 bits (of 32) from wire fifo.$flatten\fifo_reader.$add$fifo.v:19$36_Y.
Removed top 24 bits (of 32) from wire fifo.$flatten\fifo_writer.$add$fifo.v:19$36_Y.
yosys> show -notitle -format dot -prefix rdata_wreduce o:rdata %ci*
20. Generating Graphviz representation of design.
Writing dot description to `rdata_wreduce.dot'.
Dumping selected parts of module fifo to page 1.
yosys> opt_clean
21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>
yosys> memory_dff
22. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\data'[0] in module `\fifo': merging output FF to cell.
    Write port 0: non-transparent.
yosys> select -set new_cells t:$memrd_v2
yosys> show -color maroon3 @new_cells -notitle -format dot -prefix rdata_memrdv2 o:rdata %ci*
23. Generating Graphviz representation of design.
Writing dot description to `rdata_memrdv2.dot'.
Dumping selected parts of module fifo to page 1.
yosys> alumacc
24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fifo:
  creating $macc model for $add$fifo.v:66$29 ($add).
  creating $macc model for $flatten\fifo_reader.$add$fifo.v:19$36 ($add).
  creating $macc model for $flatten\fifo_writer.$add$fifo.v:19$36 ($add).
  creating $macc model for $sub$fifo.v:68$32 ($sub).
  creating $alu model for $macc $sub$fifo.v:68$32.
  creating $alu model for $macc $flatten\fifo_writer.$add$fifo.v:19$36.
  creating $alu model for $macc $flatten\fifo_reader.$add$fifo.v:19$36.
  creating $alu model for $macc $add$fifo.v:66$29.
  creating $alu cell for $add$fifo.v:66$29: $auto$alumacc.cc:485:replace_alu$87
  creating $alu cell for $flatten\fifo_reader.$add$fifo.v:19$36: $auto$alumacc.cc:485:replace_alu$90
  creating $alu cell for $flatten\fifo_writer.$add$fifo.v:19$36: $auto$alumacc.cc:485:replace_alu$93
  creating $alu cell for $sub$fifo.v:68$32: $auto$alumacc.cc:485:replace_alu$96
  created 4 $alu and 0 $macc cells.
yosys> select -set new_cells t:$alu t:$macc
yosys> show -color maroon3 @new_cells -notitle -format dot -prefix rdata_alumacc o:rdata %ci*
25. Generating Graphviz representation of design.
Writing dot description to `rdata_alumacc.dot'.
Dumping selected parts of module fifo to page 1.
yosys> memory_collect
26. Executing MEMORY_COLLECT pass (generating $mem cells).
yosys> select -set new_cells t:$mem_v2
yosys> select -set rdata_path @new_cells %ci*:-$mem_v2[WR_DATA,WR_ADDR,WR_EN] @new_cells %co* %%
yosys> show -color maroon3 @new_cells -notitle -format dot -prefix rdata_coarse @rdata_path
27. Generating Graphviz representation of design.
Writing dot description to `rdata_coarse.dot'.
Dumping selected parts of module fifo to page 1.
../../../../yosys fifo_map.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `fifo_map.ys' --
1. Executing Verilog-2005 frontend: fifo.v
Parsing Verilog input from `fifo.v' to AST representation.
Generating RTLIL representation for module `\addr_gen'.
Generating RTLIL representation for module `\fifo'.
Successfully finished Verilog frontend.
echo on
yosys> tee -o fifo.stat stat
yosys> stat
2. Printing statistics.
=== fifo ===
   Number of wires:                 28
   Number of wire bits:            219
   Number of public wires:           9
   Number of public wire bits:      45
   Number of ports:                  7
   Number of port bits:             29
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              3
   Number of cells:                  9
     $add                            1
     $logic_and                      2
     $logic_not                      2
     $memrd                          1
     $sub                            1
     addr_gen                        2
=== addr_gen ===
   Number of wires:                  8
   Number of wire bits:             60
   Number of public wires:           4
   Number of public wire bits:      11
   Number of ports:                  4
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              2
   Number of cells:                  2
     $add                            1
     $eq                             1
yosys> echo off
echo off
3. Executing SYNTH_ICE40 pass.
3.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.
3.2. Executing HIERARCHY pass (managing design hierarchy).
3.2.1. Analyzing design hierarchy..
Top module:  \fifo
Used module:     \addr_gen
Parameter \MAX_DATA = 256
3.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\addr_gen'.
Parameter \MAX_DATA = 256
Generating RTLIL representation for module `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000'.
Parameter \MAX_DATA = 256
Found cached RTLIL representation for module `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000'.
3.2.3. Analyzing design hierarchy..
Top module:  \fifo
Used module:     $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
3.2.4. Analyzing design hierarchy..
Top module:  \fifo
Used module:     $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000
Removing unused module `\addr_gen'.
Removed 1 unused modules.
3.3. Executing PROC pass (convert processes to netlists).
3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1414$262 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1353$255 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1273$251 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1212$244 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1138$241 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1088$238 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1017$235 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:967$232 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:803$224 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:742$217 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:662$213 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:601$206 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:527$203 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:477$200 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:406$197 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:356$194 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$fifo.v:62$14 in module fifo.
Marked 1 switch rules as full_case in process $proc$fifo.v:36$6 in module fifo.
Marked 2 switch rules as full_case in process $proc$fifo.v:12$402 in module $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.
Removed a total of 0 dead cases.
3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 28 assignments to connections.
3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$265'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$261'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$254'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$250'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$243'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$237'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$234'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$231'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$227'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$212'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$205'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$199'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$196'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$193'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\fifo.$proc$fifo.v:0$21'.
  Set init value: \count = 9'000000000
Found init rule in `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:0$405'.
  Set init value: \addr = 8'00000000
3.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1414$262'.
Found async reset \R in `\SB_DFFNER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1273$251'.
Found async reset \S in `\SB_DFFNS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1138$241'.
Found async reset \R in `\SB_DFFNR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1017$235'.
Found async reset \S in `\SB_DFFES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:803$224'.
Found async reset \R in `\SB_DFFER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:662$213'.
Found async reset \S in `\SB_DFFS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:527$203'.
Found async reset \R in `\SB_DFFR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:406$197'.
Found async reset \rst in `\fifo.$proc$fifo.v:62$14'.
Found async reset \rst in `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$402'.
3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~23 debug messages>
3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$265'.
Creating decoders for process `\SB_DFFNES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1414$262'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$261'.
Creating decoders for process `\SB_DFFNESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1353$255'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$254'.
Creating decoders for process `\SB_DFFNER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1273$251'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$250'.
Creating decoders for process `\SB_DFFNESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1212$244'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$243'.
Creating decoders for process `\SB_DFFNS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1138$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1088$238'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$237'.
Creating decoders for process `\SB_DFFNR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1017$235'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$234'.
Creating decoders for process `\SB_DFFNSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:967$232'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$231'.
Creating decoders for process `\SB_DFFNE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:922$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFN.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:882$228'.
Creating decoders for process `\SB_DFFES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$227'.
Creating decoders for process `\SB_DFFES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:803$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$223'.
Creating decoders for process `\SB_DFFESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:742$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:662$213'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$212'.
Creating decoders for process `\SB_DFFESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:601$206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$205'.
Creating decoders for process `\SB_DFFS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:527$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:477$200'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$199'.
Creating decoders for process `\SB_DFFR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:406$197'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$196'.
Creating decoders for process `\SB_DFFSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:356$194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$193'.
Creating decoders for process `\SB_DFFE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:311$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFF.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:271$190'.
Creating decoders for process `\fifo.$proc$fifo.v:0$21'.
Creating decoders for process `\fifo.$proc$fifo.v:62$14'.
     1/1: $0\count[8:0]
Creating decoders for process `\fifo.$proc$fifo.v:36$6'.
     1/3: $1$memwr$\data$fifo.v:38$5_EN[7:0]$12
     2/3: $1$memwr$\data$fifo.v:38$5_DATA[7:0]$11
     3/3: $1$memwr$\data$fifo.v:38$5_ADDR[7:0]$10
Creating decoders for process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:0$405'.
Creating decoders for process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$402'.
     1/1: $0\addr[7:0]
3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1414$262'.
  created $adff cell `$procdff$471' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1353$255'.
  created $dff cell `$procdff$472' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1273$251'.
  created $adff cell `$procdff$475' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1212$244'.
  created $dff cell `$procdff$476' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1138$241'.
  created $adff cell `$procdff$479' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1088$238'.
  created $dff cell `$procdff$480' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1017$235'.
  created $adff cell `$procdff$483' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:967$232'.
  created $dff cell `$procdff$484' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:922$230'.
  created $dff cell `$procdff$485' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:882$228'.
  created $dff cell `$procdff$486' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:803$224'.
  created $adff cell `$procdff$489' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:742$217'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:662$213'.
  created $adff cell `$procdff$493' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:601$206'.
  created $dff cell `$procdff$494' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:527$203'.
  created $adff cell `$procdff$497' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:477$200'.
  created $dff cell `$procdff$498' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:406$197'.
  created $adff cell `$procdff$501' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:356$194'.
  created $dff cell `$procdff$502' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:311$192'.
  created $dff cell `$procdff$503' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:271$190'.
  created $dff cell `$procdff$504' with positive edge clock.
Creating register for signal `\fifo.\count' using process `\fifo.$proc$fifo.v:62$14'.
  created $adff cell `$procdff$507' with positive edge clock and positive level reset.
Creating register for signal `\fifo.\rdata' using process `\fifo.$proc$fifo.v:36$6'.
  created $dff cell `$procdff$508' with positive edge clock.
Creating register for signal `\fifo.$memwr$\data$fifo.v:38$5_ADDR' using process `\fifo.$proc$fifo.v:36$6'.
  created $dff cell `$procdff$509' with positive edge clock.
Creating register for signal `\fifo.$memwr$\data$fifo.v:38$5_DATA' using process `\fifo.$proc$fifo.v:36$6'.
  created $dff cell `$procdff$510' with positive edge clock.
Creating register for signal `\fifo.$memwr$\data$fifo.v:38$5_EN' using process `\fifo.$proc$fifo.v:36$6'.
  created $dff cell `$procdff$511' with positive edge clock.
Creating register for signal `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.\addr' using process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$402'.
  created $adff cell `$procdff$514' with positive edge clock and positive level reset.
3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$265'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1414$262'.
Removing empty process `SB_DFFNES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1414$262'.
Removing empty process `SB_DFFNESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$261'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1353$255'.
Removing empty process `SB_DFFNESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1353$255'.
Removing empty process `SB_DFFNER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$254'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1273$251'.
Removing empty process `SB_DFFNER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1273$251'.
Removing empty process `SB_DFFNESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$250'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1212$244'.
Removing empty process `SB_DFFNESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1212$244'.
Removing empty process `SB_DFFNS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$243'.
Removing empty process `SB_DFFNS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1138$241'.
Removing empty process `SB_DFFNSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$240'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1088$238'.
Removing empty process `SB_DFFNSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1088$238'.
Removing empty process `SB_DFFNR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$237'.
Removing empty process `SB_DFFNR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:1017$235'.
Removing empty process `SB_DFFNSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$234'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:967$232'.
Removing empty process `SB_DFFNSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:967$232'.
Removing empty process `SB_DFFNE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$231'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:922$230'.
Removing empty process `SB_DFFNE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:922$230'.
Removing empty process `SB_DFFN.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$229'.
Removing empty process `SB_DFFN.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:882$228'.
Removing empty process `SB_DFFES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$227'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:803$224'.
Removing empty process `SB_DFFES.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:803$224'.
Removing empty process `SB_DFFESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:742$217'.
Removing empty process `SB_DFFESS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:742$217'.
Removing empty process `SB_DFFER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$216'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:662$213'.
Removing empty process `SB_DFFER.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:662$213'.
Removing empty process `SB_DFFESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$212'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:601$206'.
Removing empty process `SB_DFFESR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:601$206'.
Removing empty process `SB_DFFS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$205'.
Removing empty process `SB_DFFS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:527$203'.
Removing empty process `SB_DFFSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$202'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:477$200'.
Removing empty process `SB_DFFSS.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:477$200'.
Removing empty process `SB_DFFR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$199'.
Removing empty process `SB_DFFR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:406$197'.
Removing empty process `SB_DFFSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$196'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:356$194'.
Removing empty process `SB_DFFSR.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:356$194'.
Removing empty process `SB_DFFE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$193'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:311$192'.
Removing empty process `SB_DFFE.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:311$192'.
Removing empty process `SB_DFF.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:0$191'.
Removing empty process `SB_DFF.$proc$/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:271$190'.
Removing empty process `fifo.$proc$fifo.v:0$21'.
Found and cleaned up 2 empty switches in `\fifo.$proc$fifo.v:62$14'.
Removing empty process `fifo.$proc$fifo.v:62$14'.
Found and cleaned up 1 empty switch in `\fifo.$proc$fifo.v:36$6'.
Removing empty process `fifo.$proc$fifo.v:36$6'.
Removing empty process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:0$405'.
Found and cleaned up 2 empty switches in `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$402'.
Removing empty process `$paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.$proc$fifo.v:12$402'.
Cleaned up 23 empty switches.
3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~1 debug messages>
Optimizing module $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.
<suppressed ~1 debug messages>
3.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\addr_gen\MAX_DATA=s32'00000000000000000000000100000000.
<suppressed ~2 debug messages>
3.5. Executing TRIBUF pass.
3.6. Executing DEMINOUT pass (demote inout ports to input or output).
3.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 3 unused cells and 28 unused wires.
<suppressed ~4 debug messages>
3.9. Executing CHECK pass (checking for obvious problems).
Checking module fifo...
Found and reported 0 problems.
3.10. Executing OPT pass (performing simple optimizations).
3.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>
3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
    Consolidated identical input bits for $mux cell $procmux$456:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data$fifo.v:38$5_EN[7:0]$9
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data$fifo.v:38$5_EN[7:0]$9 [0]
      New connections: $0$memwr$\data$fifo.v:38$5_EN[7:0]$9 [7:1] = { $0$memwr$\data$fifo.v:38$5_EN[7:0]$9 [0] $0$memwr$\data$fifo.v:38$5_EN[7:0]$9 [0] $0$memwr$\data$fifo.v:38$5_EN[7:0]$9 [0] $0$memwr$\data$fifo.v:38$5_EN[7:0]$9 [0] $0$memwr$\data$fifo.v:38$5_EN[7:0]$9 [0] $0$memwr$\data$fifo.v:38$5_EN[7:0]$9 [0] $0$memwr$\data$fifo.v:38$5_EN[7:0]$9 [0] }
  Optimizing cells in module \fifo.
Performed a total of 1 changes.
3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
3.10.6. Executing OPT_DFF pass (perform DFF optimizations).
3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
3.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
3.10.9. Rerunning OPT passes. (Maybe there is more to do..)
3.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>
3.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.
3.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
3.10.13. Executing OPT_DFF pass (perform DFF optimizations).
3.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
3.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
3.10.16. Finished OPT passes. (There is nothing left to do.)
3.11. Executing FSM pass (extract and optimize FSM).
3.11.1. Executing FSM_DETECT pass (finding FSMs in design).
3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
3.12. Executing OPT pass (performing simple optimizations).
3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>
3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.
3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
3.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$507 ($adff) from module fifo (D = $0\count[8:0], Q = \count).
Adding EN signal on $flatten\fifo_writer.$procdff$514 ($adff) from module fifo (D = $flatten\fifo_writer.$procmux$465_Y, Q = \fifo_writer.addr).
Adding EN signal on $flatten\fifo_reader.$procdff$514 ($adff) from module fifo (D = $flatten\fifo_reader.$procmux$465_Y, Q = \fifo_reader.addr).
3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>
3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~1 debug messages>
3.12.9. Rerunning OPT passes. (Maybe there is more to do..)
3.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>
3.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.
3.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
3.12.13. Executing OPT_DFF pass (perform DFF optimizations).
3.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
3.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
3.12.16. Finished OPT passes. (There is nothing left to do.)
3.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell fifo.$add$fifo.v:66$17 ($add).
Removed top 23 bits (of 32) from port Y of cell fifo.$add$fifo.v:66$17 ($add).
Removed top 31 bits (of 32) from port B of cell fifo.$sub$fifo.v:68$20 ($sub).
Removed top 23 bits (of 32) from port Y of cell fifo.$sub$fifo.v:68$20 ($sub).
Removed top 31 bits (of 32) from port B of cell fifo.$flatten\fifo_writer.$add$fifo.v:19$404 ($add).
Removed top 24 bits (of 32) from port Y of cell fifo.$flatten\fifo_writer.$add$fifo.v:19$404 ($add).
Removed top 31 bits (of 32) from port B of cell fifo.$flatten\fifo_reader.$add$fifo.v:19$404 ($add).
Removed top 24 bits (of 32) from port Y of cell fifo.$flatten\fifo_reader.$add$fifo.v:19$404 ($add).
Removed top 23 bits (of 32) from wire fifo.$add$fifo.v:66$17_Y.
3.14. Executing PEEPOPT pass (run peephole optimizers).
3.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>
3.16. Executing SHARE pass (SAT-based resource sharing).
3.17. Executing TECHMAP pass (map to technology primitives).
3.17.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/cmp2lut.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.
3.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>
3.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
3.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
3.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fifo:
  creating $macc model for $add$fifo.v:66$17 ($add).
  creating $macc model for $flatten\fifo_reader.$add$fifo.v:19$404 ($add).
  creating $macc model for $flatten\fifo_writer.$add$fifo.v:19$404 ($add).
  creating $macc model for $sub$fifo.v:68$20 ($sub).
  creating $alu model for $macc $sub$fifo.v:68$20.
  creating $alu model for $macc $flatten\fifo_writer.$add$fifo.v:19$404.
  creating $alu model for $macc $flatten\fifo_reader.$add$fifo.v:19$404.
  creating $alu model for $macc $add$fifo.v:66$17.
  creating $alu cell for $add$fifo.v:66$17: $auto$alumacc.cc:485:replace_alu$525
  creating $alu cell for $flatten\fifo_reader.$add$fifo.v:19$404: $auto$alumacc.cc:485:replace_alu$528
  creating $alu cell for $flatten\fifo_writer.$add$fifo.v:19$404: $auto$alumacc.cc:485:replace_alu$531
  creating $alu cell for $sub$fifo.v:68$20: $auto$alumacc.cc:485:replace_alu$534
  created 4 $alu and 0 $macc cells.
3.21. Executing OPT pass (performing simple optimizations).
3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
3.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>
3.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.
3.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
3.21.6. Executing OPT_DFF pass (perform DFF optimizations).
3.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
3.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
3.21.9. Finished OPT passes. (There is nothing left to do.)
3.22. Executing MEMORY pass.
3.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.
3.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.
3.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing fifo.data write port 0.
3.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
3.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\data'[0] in module `\fifo': merging output FF to cell.
    Write port 0: non-transparent.
3.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>
3.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
3.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.
3.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
3.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).
3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
echo on
yosys> tee -o fifo.libmap debug memory_libmap -lib +/ice40/brams.txt -lib +/ice40/spram.txt -no-auto-huge
yosys> debug memory_libmap -lib +/ice40/brams.txt -lib +/ice40/spram.txt -no-auto-huge
yosys> memory_libmap -lib +/ice40/brams.txt -lib +/ice40/spram.txt -no-auto-huge
4. Executing MEMORY_LIBMAP pass (mapping memories to cells).
Memory fifo.data mapping candidates (post-geometry):
- logic fallback
  - cost: 2048.000000
- $__ICE40_RAM4K_:
  - option HAS_BE 0
  - emulation score: 7
  - replicates (for ports): 1
  - replicates (for data): 1
  - mux score: 0
  - demux score: 0
  - cost: 78.000000
  - abits 11 dbits 2 4 8 16
  - chosen base width 8
  - swizzle 0 1 2 3 4 5 6 7
  - emulate read-first behavior
  - write port 0: port group W
    - widths 2 4 8
  - read port 0: port group R
    - widths 2 4 8 16
    - emulate transparency with write port 0
- $__ICE40_RAM4K_:
  - option HAS_BE 1
  - emulation score: 7
  - replicates (for ports): 1
  - replicates (for data): 1
  - mux score: 0
  - demux score: 0
  - cost: 78.000000
  - abits 11 dbits 2 4 8 16
  - byte width 1
  - chosen base width 8
  - swizzle 0 1 2 3 4 5 6 7
  - emulate read-first behavior
  - write port 0: port group W
    - widths 16
  - read port 0: port group R
    - widths 2 4 8 16
    - emulate transparency with write port 0
Memory fifo.data mapping candidates (after post-geometry prune):
- logic fallback
  - cost: 2048.000000
- $__ICE40_RAM4K_:
  - option HAS_BE 0
  - emulation score: 7
  - replicates (for ports): 1
  - replicates (for data): 1
  - mux score: 0
  - demux score: 0
  - cost: 78.000000
  - abits 11 dbits 2 4 8 16
  - chosen base width 8
  - swizzle 0 1 2 3 4 5 6 7
  - emulate read-first behavior
  - write port 0: port group W
    - widths 2 4 8
  - read port 0: port group R
    - widths 2 4 8 16
    - emulate transparency with write port 0
mapping memory fifo.data via $__ICE40_RAM4K_
yosys> echo off
echo off
5. Executing SYNTH_ICE40 pass.
5.1. Executing MEMORY_LIBMAP pass (mapping memories to cells).
5.2. Executing TECHMAP pass (map to technology primitives).
5.2.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/brams_map.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.
5.2.2. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/spram_map.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.
5.2.3. Continuing TECHMAP pass.
Using template $paramod$13b3947419e62b7bbba1b93c77e4155efbe69a94\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~26 debug messages>
5.3. Executing ICE40_BRAMINIT pass.
6. Generating Graphviz representation of design.
Writing dot description to `rdata_map_ram.dot'.
Dumping selected parts of module fifo to page 1.
7. Executing SYNTH_ICE40 pass.
7.1. Executing OPT pass (performing simple optimizations).
7.1.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~13 debug messages>
7.1.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
7.1.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$553 ($dffe) from module fifo.
7.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>
7.1.5. Rerunning OPT passes. (Removed registers in this run.)
7.1.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
7.1.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
7.1.8. Executing OPT_DFF pass (perform DFF optimizations).
7.1.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
7.1.10. Finished fast OPT passes.
7.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
7.3. Executing OPT pass (performing simple optimizations).
7.3.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
7.3.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
7.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>
7.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.
7.3.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
7.3.6. Executing OPT_DFF pass (perform DFF optimizations).
7.3.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
7.3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
7.3.9. Finished OPT passes. (There is nothing left to do.)
8. Generating Graphviz representation of design.
Writing dot description to `rdata_map_ffram.dot'.
Dumping selected parts of module fifo to page 1.
9. Executing SYNTH_ICE40 pass.
9.1. Executing ICE40_WRAPCARRY pass (wrap carries).
9.2. Executing TECHMAP pass (map to technology primitives).
9.2.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
9.2.2. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/arith_map.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.
9.2.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ice40_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~175 debug messages>
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~109 debug messages>
9.3.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.
9.3.3. Executing OPT_DFF pass (perform DFF optimizations).
9.3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 11 unused cells and 83 unused wires.
<suppressed ~12 debug messages>
9.3.5. Finished fast OPT passes.
9.4. Executing ICE40_OPT pass (performing simple optimizations).
9.4.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) fifo.$auto$alumacc.cc:485:replace_alu$525.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) fifo.$auto$alumacc.cc:485:replace_alu$528.slice[0].carry: CO=\fifo_reader.addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) fifo.$auto$alumacc.cc:485:replace_alu$531.slice[0].carry: CO=\fifo_writer.addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) fifo.$auto$alumacc.cc:485:replace_alu$534.slice[0].carry: CO=\count [0]
9.4.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
9.4.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
9.4.4. Executing OPT_DFF pass (perform DFF optimizations).
9.4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
9.4.6. Rerunning OPT passes. (Removed registers in this run.)
9.4.7. Running ICE40 specific optimizations.
9.4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
9.4.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
9.4.10. Executing OPT_DFF pass (perform DFF optimizations).
9.4.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
9.4.12. Finished OPT passes. (There is nothing left to do.)
10. Generating Graphviz representation of design.
Writing dot description to `rdata_map_gates.dot'.
Dumping selected parts of module fifo to page 1.
11. Executing SYNTH_ICE40 pass.
11.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
11.2. Executing TECHMAP pass (map to technology primitives).
11.2.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/ff_map.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.
11.2.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~73 debug messages>
11.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
11.4. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping fifo.$auto$alumacc.cc:485:replace_alu$528.slice[0].carry ($lut).
Mapping fifo.$auto$alumacc.cc:485:replace_alu$531.slice[0].carry ($lut).
Mapping fifo.$auto$alumacc.cc:485:replace_alu$534.slice[0].carry ($lut).
Mapping fifo.$auto$alumacc.cc:485:replace_alu$525.slice[0].carry ($lut).
11.5. Executing ICE40_OPT pass (performing simple optimizations).
11.5.1. Running ICE40 specific optimizations.
11.5.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~71 debug messages>
11.5.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.
11.5.4. Executing OPT_DFF pass (perform DFF optimizations).
11.5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 270 unused wires.
<suppressed ~1 debug messages>
11.5.6. Rerunning OPT passes. (Removed registers in this run.)
11.5.7. Running ICE40 specific optimizations.
11.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~1 debug messages>
11.5.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
11.5.10. Executing OPT_DFF pass (perform DFF optimizations).
11.5.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
11.5.12. Rerunning OPT passes. (Removed registers in this run.)
11.5.13. Running ICE40 specific optimizations.
11.5.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
11.5.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
11.5.16. Executing OPT_DFF pass (perform DFF optimizations).
11.5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
11.5.18. Finished OPT passes. (There is nothing left to do.)
12. Generating Graphviz representation of design.
Writing dot description to `rdata_map_ffs.dot'.
Dumping selected parts of module fifo to page 1.
13. Executing SYNTH_ICE40 pass.
13.1. Executing TECHMAP pass (map to technology primitives).
13.1.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/latches_map.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.
13.1.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>
13.2. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/abc9_model.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.
13.3. Executing ABC9 pass.
13.3.1. Executing ABC9_OPS pass (helper functions for ABC9).
13.3.2. Executing ABC9_OPS pass (helper functions for ABC9).
13.3.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module fifo.
Found 0 SCCs.
13.3.4. Executing ABC9_OPS pass (helper functions for ABC9).
13.3.5. Executing PROC pass (convert processes to netlists).
13.3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
13.3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
13.3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
13.3.5.4. Executing PROC_INIT pass (extract init attributes).
13.3.5.5. Executing PROC_ARST pass (detect async resets in processes).
13.3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
13.3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
13.3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
13.3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
13.3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
13.3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
13.3.5.12. Executing OPT_EXPR pass (perform const folding).
13.3.6. Executing TECHMAP pass (map to technology primitives).
13.3.6.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
13.3.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~128 debug messages>
13.3.7. Executing OPT pass (performing simple optimizations).
13.3.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
13.3.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Removed a total of 0 cells.
13.3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
13.3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFER.
Performed a total of 0 changes.
13.3.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Removed a total of 0 cells.
13.3.7.6. Executing OPT_DFF pass (perform DFF optimizations).
13.3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFER..
13.3.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
13.3.7.9. Finished OPT passes. (There is nothing left to do.)
13.3.8. Executing TECHMAP pass (map to technology primitives).
13.3.8.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/abc9_map.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.
13.3.8.2. Continuing TECHMAP pass.
Using template SB_DFFER for cells of type SB_DFFER.
No more expansions possible.
<suppressed ~28 debug messages>
13.3.9. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/abc9_model.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.
13.3.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~86 debug messages>
13.3.11. Executing ABC9_OPS pass (helper functions for ABC9).
13.3.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>
13.3.13. Executing TECHMAP pass (map to technology primitives).
13.3.13.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
13.3.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~155 debug messages>
13.3.14. Executing OPT pass (performing simple optimizations).
13.3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~4 debug messages>
13.3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.
13.3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
13.3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.
13.3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
13.3.14.6. Executing OPT_DFF pass (perform DFF optimizations).
13.3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>
13.3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
13.3.14.9. Rerunning OPT passes. (Maybe there is more to do..)
13.3.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
13.3.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.
13.3.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.
13.3.14.13. Executing OPT_DFF pass (perform DFF optimizations).
13.3.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
13.3.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
13.3.14.16. Finished OPT passes. (There is nothing left to do.)
13.3.15. Executing AIGMAP pass (map logic to AIG).
Module fifo: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_
13.3.16. Executing AIGMAP pass (map logic to AIG).
Module fifo: replaced 46 cells with 256 new cells, skipped 232 cells.
  replaced 3 cell types:
      22 $_OR_
       8 $_XOR_
      16 $_MUX_
  not replaced 16 cell types:
       2 $scopeinfo
      20 $_NOT_
      19 $_AND_
      26 SB_DFF
      25 SB_DFFER
       1 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
       2 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
      25 SB_DFFER_$abc9_byp
       1 $paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\SB_RAM40_4K
      16 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
      11 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
      30 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
       1 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
      11 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
      16 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
      26 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
13.3.16.1. Executing ABC9_OPS pass (helper functions for ABC9).
13.3.16.2. Executing ABC9_OPS pass (helper functions for ABC9).
13.3.16.3. Executing XAIGER backend.
<suppressed ~78 debug messages>
Extracted 113 AND gates and 562 wires from module `fifo' to a netlist network with 71 inputs and 127 outputs.
13.3.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).
13.3.16.5. Executing ABC9.
Running ABC command: "/usr/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     71/    127  and =     113  lev =    6 (0.27)  mem = 0.01 MB  box = 139  bb = 109
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 20 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     71/    127  and =     160  lev =    6 (0.12)  mem = 0.01 MB  ch =   20  box = 139  bb = 109
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 20 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =     160.  Ch =    19.  Total mem =    0.12 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del = 2712.00.  Ar =      28.0.  Edge =       81.  Cut =      569.  T =     0.00 sec
ABC: P:  Del = 2712.00.  Ar =      27.0.  Edge =       87.  Cut =      564.  T =     0.00 sec
ABC: P:  Del = 2712.00.  Ar =      26.0.  Edge =       86.  Cut =      565.  T =     0.00 sec
ABC: F:  Del = 2712.00.  Ar =      26.0.  Edge =       88.  Cut =      554.  T =     0.00 sec
ABC: A:  Del = 2712.00.  Ar =      26.0.  Edge =       86.  Cut =      537.  T =     0.00 sec
ABC: A:  Del = 2712.00.  Ar =      26.0.  Edge =       86.  Cut =      545.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     71/    127  and =      91  lev =    6 (0.12)  mem = 0.01 MB  box = 139  bb = 109
ABC: Mapping (K=4)  :  lut =     26  edge =      86  lev =    3 (0.05)  levB =   10  mem = 0.00 MB
ABC: LUT = 26 : 2=4 15.4 %  3=10 38.5 %  4=12 46.2 %  Ave = 3.31
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 20 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.13 seconds, total: 0.13 seconds
13.3.16.6. Executing AIGER frontend.
<suppressed ~408 debug messages>
Removed 175 unused cells and 883 unused wires.
13.3.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:       29
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:       25
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:       30
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       91
Removing temp directory.
13.3.17. Executing TECHMAP pass (map to technology primitives).
13.3.17.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/abc9_unmap.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.
13.3.17.2. Continuing TECHMAP pass.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
Using template $paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\SB_RAM40_4K for cells of type $paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\SB_RAM40_4K.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
No more expansions possible.
<suppressed ~64 debug messages>
13.4. Executing ICE40_WRAPCARRY pass (wrap carries).
13.5. Executing TECHMAP pass (map to technology primitives).
13.5.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/ff_map.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.
13.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 7 unused cells and 1055 unused wires.
13.6. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:       58
  1-LUT                3
  2-LUT                8
  3-LUT               35
  4-LUT               12
  with \SB_CARRY    (#0)   25
  with \SB_CARRY    (#1)   26
Eliminating LUTs.
Number of LUTs:       58
  1-LUT                3
  2-LUT                8
  3-LUT               35
  4-LUT               12
  with \SB_CARRY    (#0)   25
  with \SB_CARRY    (#1)   26
Combining LUTs.
Number of LUTs:       58
  1-LUT                3
  2-LUT                8
  3-LUT               35
  4-LUT               12
  with \SB_CARRY    (#0)   25
  with \SB_CARRY    (#1)   26
Eliminated 0 LUTs.
Combined 0 LUTs.
<suppressed ~334 debug messages>
14. Generating Graphviz representation of design.
Writing dot description to `rdata_map_luts.dot'.
Dumping selected parts of module fifo to page 1.
15. Executing SYNTH_ICE40 pass.
15.1. Executing TECHMAP pass (map to technology primitives).
15.1.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_map.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.
15.1.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$5183b4454493323aca6310872659274580528fcf\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$e87f431398fe61dc3cef677df705fdf1c11aa0f7\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~243 debug messages>
Removed 0 unused cells and 126 unused wires.
15.2. Executing AUTONAME pass.
Renamed 1053 objects in module fifo (17 iterations).
<suppressed ~217 debug messages>
15.3. Executing HIERARCHY pass (managing design hierarchy).
15.3.1. Analyzing design hierarchy..
Top module:  \fifo
15.3.2. Analyzing design hierarchy..
Top module:  \fifo
Removed 0 unused modules.
15.4. Printing statistics.
=== fifo ===
   Number of wires:                 95
   Number of wire bits:            262
   Number of public wires:          95
   Number of public wire bits:     262
   Number of ports:                  7
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                138
     $scopeinfo                      2
     SB_CARRY                       26
     SB_DFF                         26
     SB_DFFER                       25
     SB_LUT4                        58
     SB_RAM40_4K                     1
15.5. Executing CHECK pass (checking for obvious problems).
Checking module fifo...
Found and reported 0 problems.
16. Generating Graphviz representation of design.
Writing dot description to `rdata_map_cells.dot'.
Dumping selected parts of module fifo to page 1.
echo on
yosys> tee -a fifo.stat stat -top fifo
yosys> stat -top fifo
17. Printing statistics.
=== fifo ===
   Number of wires:                 95
   Number of wire bits:            262
   Number of public wires:          95
   Number of public wire bits:     262
   Number of ports:                  7
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                138
     $scopeinfo                      2
     SB_CARRY                       26
     SB_DFF                         26
     SB_DFFER                       25
     SB_LUT4                        58
     SB_RAM40_4K                     1
yosys> echo off
echo off
End of script. Logfile hash: 8c9190d882, CPU: user 2.24s system 0.01s, MEM: 34.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 37% 21x read_verilog (0 sec), 33% 11x techmap (0 sec), ...
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/fifo'
make -C source/code_examples/intro examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/intro'
make[3]: Nothing to be done for 'examples'.
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/intro'
make -C source/code_examples/macc examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/macc'
make[3]: Nothing to be done for 'examples'.
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/macc'
make -C source/code_examples/opt examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/opt'
make[3]: Nothing to be done for 'examples'.
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/opt'
make -C source/code_examples/scrambler examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/scrambler'
make[3]: Nothing to be done for 'examples'.
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/scrambler'
make -C source/code_examples/selections examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/selections'
../../../../yosys sumprod.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `sumprod.ys' --
1. Executing Verilog-2005 frontend: sumprod.v
Parsing Verilog input from `sumprod.v' to AST representation.
Generating RTLIL representation for module `\sumprod'.
Successfully finished Verilog frontend.
2. Executing PREP pass.
2.1. Executing HIERARCHY pass (managing design hierarchy).
2.1.1. Analyzing design hierarchy..
Top module:  \sumprod
2.1.2. Analyzing design hierarchy..
Top module:  \sumprod
Removed 0 unused modules.
2.2. Executing PROC pass (convert processes to netlists).
2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.2.4. Executing PROC_INIT pass (extract init attributes).
2.2.5. Executing PROC_ARST pass (detect async resets in processes).
2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sumprod.
2.3. Executing FUTURE pass.
2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module sumprod.
2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sumprod..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>
2.6. Executing CHECK pass (checking for obvious problems).
Checking module sumprod...
Found and reported 0 problems.
2.7. Executing OPT pass (performing simple optimizations).
2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sumprod.
2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sumprod'.
Removed a total of 0 cells.
2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sumprod..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sumprod.
Performed a total of 0 changes.
2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sumprod'.
Removed a total of 0 cells.
2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sumprod..
2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sumprod.
2.7.8. Finished OPT passes. (There is nothing left to do.)
2.8. Executing WREDUCE pass (reducing word size of cells).
2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sumprod..
2.10. Executing MEMORY_COLLECT pass (generating $mem cells).
2.11. Executing OPT pass (performing simple optimizations).
2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sumprod.
2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sumprod'.
Removed a total of 0 cells.
2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sumprod..
2.11.4. Finished fast OPT passes.
2.12. Printing statistics.
=== sumprod ===
   Number of wires:                  7
   Number of wire bits:             56
   Number of public wires:           5
   Number of public wire bits:      40
   Number of ports:                  5
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            2
     $mul                            2
2.13. Executing CHECK pass (checking for obvious problems).
Checking module sumprod...
Found and reported 0 problems.
3. Generating Graphviz representation of design.
Writing dot description to `sumprod_00.dot'.
Dumping selected parts of module sumprod to page 1.
4. Generating Graphviz representation of design.
Writing dot description to `sumprod_01.dot'.
Dumping selected parts of module sumprod to page 1.
5. Generating Graphviz representation of design.
Writing dot description to `sumprod_02.dot'.
Dumping selected parts of module sumprod to page 1.
6. Generating Graphviz representation of design.
Writing dot description to `sumprod_03.dot'.
Dumping selected parts of module sumprod to page 1.
7. Generating Graphviz representation of design.
Writing dot description to `sumprod_04.dot'.
Dumping selected parts of module sumprod to page 1.
8. Generating Graphviz representation of design.
Writing dot description to `sumprod_05.dot'.
Dumping selected parts of module sumprod to page 1.
End of script. Logfile hash: ad287e9838, CPU: user 0.04s system 0.01s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 24% 5x opt_expr (0 sec), 24% 6x show (0 sec), ...
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/selections'
make -C source/code_examples/show examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/show'
../../../../yosys example_lscd.ys -l example.out -Q -T
-- Executing script file `example_lscd.ys' --
1. Executing Verilog-2005 frontend: example.v
Parsing Verilog input from `example.v' to AST representation.
Generating RTLIL representation for module `\example'.
Successfully finished Verilog frontend.
echo on
yosys> ls
1 modules:
  example
yosys> cd example
yosys [example]> ls
8 wires:
  $0\y[1:0]
  $add$example.v:5$2_Y
  $ternary$example.v:5$3_Y
  a
  b
  c
  clk
  y
2 cells:
  $add$example.v:5$2
  $ternary$example.v:5$3
1 processes:
  $proc$example.v:3$1
yosys [example]> dump $2
  attribute \src "example.v:5.22-5.27"
  cell $add $add$example.v:5$2
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$example.v:5$2_Y
    connect \B \b
    connect \A \a
  end
yosys [example]> cd ..
yosys> echo off
echo off
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/show'
make -C source/code_examples/stubnets examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/stubnets'
make[3]: Nothing to be done for 'examples'.
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/stubnets'
make -C source/code_examples/synth_flow examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/synth_flow'
make[3]: Nothing to be done for 'examples'.
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/synth_flow'
make -C source/code_examples/techmap examples
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/techmap'
make[3]: Nothing to be done for 'examples'.
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/techmap'
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
make images
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
make -C source/_images
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/_images'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/extensions'
../../../../yosys -m ./my_cmd.so -p 'test1; show -format dot -prefix test1'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `test1; show -format dot -prefix test1' --
Name of this module: absval
1. Generating Graphviz representation of design.
Writing dot description to `test1.dot'.
Dumping module absval to page 1.
End of script. Logfile hash: 2e5f50e91f, CPU: user 0.01s system 0.00s, MEM: 12.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 94% 1x show (0 sec), 5% 1x test1 (0 sec)
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/extensions'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/fifo'
make[4]: Nothing to be done for 'dots'.
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/fifo'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/intro'
../../../../yosys counter.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `counter.ys' --
1. Executing Verilog-2005 frontend: counter.v
Parsing Verilog input from `counter.v' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \counter
2.2. Analyzing design hierarchy..
Top module:  \counter
Removed 0 unused modules.
3. Generating Graphviz representation of design.
Writing dot description to `counter_00.dot'.
Dumping module counter to page 1.
4. Executing PROC pass (convert processes to netlists).
4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$counter.v:6$1 in module counter.
Removed a total of 0 dead cases.
4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
4.4. Executing PROC_INIT pass (extract init attributes).
4.5. Executing PROC_ARST pass (detect async resets in processes).
4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>
4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\counter.$proc$counter.v:6$1'.
     1/1: $0\count[1:0]
4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\counter.\count' using process `\counter.$proc$counter.v:6$1'.
  created $dff cell `$procdff$8' with positive edge clock.
4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\counter.$proc$counter.v:6$1'.
Removing empty process `counter.$proc$counter.v:6$1'.
Cleaned up 2 empty switches.
4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.
5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.
5.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$8 ($dff) from module counter (D = $procmux$3_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$9 ($sdff) from module counter (D = $add$counter.v:10$2_Y, Q = \count).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>
5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.
5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.
5.13. Executing OPT_DFF pass (perform DFF optimizations).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
5.16. Finished OPT passes. (There is nothing left to do.)
6. Executing MEMORY pass.
6.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.
6.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.
6.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
6.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
6.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
6.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
6.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.
6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
6.10. Executing MEMORY_COLLECT pass (generating $mem cells).
6.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
7. Executing OPT pass (performing simple optimizations).
7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.
7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.
7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.
7.6. Executing OPT_DFF pass (perform DFF optimizations).
7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
7.9. Finished OPT passes. (There is nothing left to do.)
8. Executing FSM pass (extract and optimize FSM).
8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.
9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
9.9. Finished OPT passes. (There is nothing left to do.)
10. Generating Graphviz representation of design.
Writing dot description to `counter_01.dot'.
Dumping module counter to page 1.
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
11.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=2:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=2:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=2:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~229 debug messages>
12. Executing OPT pass (performing simple optimizations).
12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
<suppressed ~11 debug messages>
12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.
12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.
12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.
12.6. Executing OPT_DFF pass (perform DFF optimizations).
12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Removed 2 unused cells and 32 unused wires.
<suppressed ~3 debug messages>
12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
12.9. Rerunning OPT passes. (Maybe there is more to do..)
12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.
12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.
12.13. Executing OPT_DFF pass (perform DFF optimizations).
12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
12.16. Finished OPT passes. (There is nothing left to do.)
13. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 2 unused wires.
14. Generating Graphviz representation of design.
Writing dot description to `counter_02.dot'.
Dumping module counter to page 1.
15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    unmapped dff cell: $_DFF_PN0_
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_
15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\counter':
  mapped 2 $_DFF_P_ cells to \DFF cells.
16. Executing ABC pass (technology mapping using ABC).
16.1. Extracting gate netlist of module `\counter' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.
16.1.1. Executing ABC.
Running ABC command: "/usr/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w <yosys-exe-dir>/docs/source/code_examples/intro/mycells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Liberty parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Liberty parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Library "demo" from "<yosys-exe-dir>/docs/source/code_examples/intro/mycells.lib" has 4 cells (1 skipped: 1 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.01 MB. Time =     0.00 sec
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 
16.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.
Removed 0 unused cells and 10 unused wires.
17. Generating Graphviz representation of design.
17.1. Executing Verilog-2005 frontend: mycells.v
Parsing Verilog input from `mycells.v' to AST representation.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\DFF'.
Successfully finished Verilog frontend.
17.2. Continuing show pass.
Writing dot description to `counter_03.dot'.
Dumping module counter to page 1.
18. Executing Verilog backend.
18.1. Executing BMUXMAP pass.
18.2. Executing DEMUXMAP pass.
Dumping module `\counter'.
End of script. Logfile hash: d35f026f62, CPU: user 0.11s system 0.01s, MEM: 20.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 54% 1x abc (0 sec), 11% 13x opt_expr (0 sec), ...
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/intro'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/macc'
../../../../yosys macc_simple_test.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `macc_simple_test.ys' --
1. Executing Verilog-2005 frontend: macc_simple_test.v
Parsing Verilog input from `macc_simple_test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
Removed 0 unused cells and 1 unused wires.
3. Generating Graphviz representation of design.
3.1. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
3.2. Continuing show pass.
Writing dot description to `macc_simple_test_00a.dot'.
Dumping module test to page 1.
4. Executing EXTRACT pass (map subcircuits to cells).
4.1. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
4.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module macc_16_16_32.
4.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \macc_16_16_32..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>
4.4. Creating graphs for SubCircuit library.
Creating needle graph needle_macc_16_16_32.
Creating haystack graph haystack_test.
4.5. Running solver from SubCircuit library.
Solving for needle_macc_16_16_32 in haystack_test.
Found 1 matches.
4.6. Substitute SubCircuits with cells.
Match #0: (needle_macc_16_16_32 in haystack_test)
  $add$macc_simple_xmap.v:5$7 -> $add$macc_simple_test.v:5$2 \A:\A \B:\B \Y:\Y
  $const$0 -> $const$0 \Y:\Y
  $const$1 -> $const$1 \Y:\Y
  $const$x -> $const$x \Y:\Y
  $const$z -> $const$z \Y:\Y
  $mul$macc_simple_xmap.v:5$6 -> $mul$macc_simple_test.v:5$1 \A:\A \B:\B \Y:\Y
  new cell: $extract$\macc_16_16_32$8
Removed 0 unused cells and 1 unused wires.
5. Generating Graphviz representation of design.
5.1. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
5.2. Continuing show pass.
Writing dot description to `macc_simple_test_00b.dot'.
Dumping module test to page 1.
6. Executing Verilog-2005 frontend: macc_simple_test_01.v
Parsing Verilog input from `macc_simple_test_01.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
7. Executing HIERARCHY pass (managing design hierarchy).
7.1. Analyzing design hierarchy..
Top module:  \test
7.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
Removed 0 unused cells and 1 unused wires.
8. Generating Graphviz representation of design.
8.1. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
8.2. Continuing show pass.
Writing dot description to `macc_simple_test_01a.dot'.
Dumping module test to page 1.
9. Executing EXTRACT pass (map subcircuits to cells).
9.1. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
9.2. Executing PROC pass (convert processes to netlists).
9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
9.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
9.2.4. Executing PROC_INIT pass (extract init attributes).
9.2.5. Executing PROC_ARST pass (detect async resets in processes).
9.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
9.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
9.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
9.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
9.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
9.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
9.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module macc_16_16_32.
9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \macc_16_16_32..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>
9.4. Creating graphs for SubCircuit library.
Creating needle graph needle_macc_16_16_32.
Creating haystack graph haystack_test.
9.5. Running solver from SubCircuit library.
Solving for needle_macc_16_16_32 in haystack_test.
Found 1 matches.
9.6. Substitute SubCircuits with cells.
Match #0: (needle_macc_16_16_32 in haystack_test)
  $add$macc_simple_xmap.v:5$18 -> $add$macc_simple_test_01.v:5$13 \A:\A \B:\B \Y:\Y
  $mul$macc_simple_xmap.v:5$17 -> $mul$macc_simple_test_01.v:5$11 \A:\A \B:\B \Y:\Y
  new cell: $extract$\macc_16_16_32$19
Removed 0 unused cells and 1 unused wires.
10. Generating Graphviz representation of design.
10.1. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
10.2. Continuing show pass.
Writing dot description to `macc_simple_test_01b.dot'.
Dumping module test to page 1.
11. Executing Verilog-2005 frontend: macc_simple_test_02.v
Parsing Verilog input from `macc_simple_test_02.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
12. Executing HIERARCHY pass (managing design hierarchy).
12.1. Analyzing design hierarchy..
Top module:  \test
12.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
Removed 0 unused cells and 1 unused wires.
13. Generating Graphviz representation of design.
13.1. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
13.2. Continuing show pass.
Writing dot description to `macc_simple_test_02a.dot'.
Dumping module test to page 1.
14. Executing EXTRACT pass (map subcircuits to cells).
14.1. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
14.2. Executing PROC pass (convert processes to netlists).
14.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
14.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
14.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
14.2.4. Executing PROC_INIT pass (extract init attributes).
14.2.5. Executing PROC_ARST pass (detect async resets in processes).
14.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
14.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
14.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
14.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
14.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
14.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
14.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module macc_16_16_32.
14.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \macc_16_16_32..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>
14.4. Creating graphs for SubCircuit library.
Creating needle graph needle_macc_16_16_32.
Creating haystack graph haystack_test.
14.5. Running solver from SubCircuit library.
Solving for needle_macc_16_16_32 in haystack_test.
Found 2 matches.
14.6. Substitute SubCircuits with cells.
Match #0: (needle_macc_16_16_32 in haystack_test)
  $add$macc_simple_xmap.v:5$29 -> $add$macc_simple_test_02.v:5$24 \A:\A \B:\B \Y:\Y
  $mul$macc_simple_xmap.v:5$28 -> $mul$macc_simple_test_02.v:5$23 \A:\A \B:\B \Y:\Y
  new cell: $extract$\macc_16_16_32$30
Match #1: (needle_macc_16_16_32 in haystack_test)
  $add$macc_simple_xmap.v:5$29 -> $add$macc_simple_test_02.v:5$25 \A:\A \B:\B \Y:\Y
  $mul$macc_simple_xmap.v:5$28 -> $mul$macc_simple_test_02.v:5$22 \A:\A \B:\B \Y:\Y
  new cell: $extract$\macc_16_16_32$31
Removed 0 unused cells and 2 unused wires.
15. Generating Graphviz representation of design.
15.1. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
15.2. Continuing show pass.
Writing dot description to `macc_simple_test_02b.dot'.
Dumping module test to page 1.
16. Executing Verilog-2005 frontend: macc_simple_xmap.v
Parsing Verilog input from `macc_simple_xmap.v' to AST representation.
Generating RTLIL representation for module `\macc_16_16_32'.
Successfully finished Verilog frontend.
17. Executing HIERARCHY pass (managing design hierarchy).
17.1. Analyzing design hierarchy..
Top module:  \macc_16_16_32
17.2. Analyzing design hierarchy..
Top module:  \macc_16_16_32
Removed 0 unused modules.
Removed 0 unused cells and 1 unused wires.
18. Generating Graphviz representation of design.
Writing dot description to `macc_simple_xmap.dot'.
Dumping module macc_16_16_32 to page 1.
End of script. Logfile hash: a39cb7f441, CPU: user 0.06s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 27% 7x clean (0 sec), 18% 7x show (0 sec), ...
../../../../yosys macc_xilinx_test.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `macc_xilinx_test.ys' --
1. Executing Verilog-2005 frontend: macc_xilinx_test.v
Parsing Verilog input from `macc_xilinx_test.v' to AST representation.
Generating RTLIL representation for module `\test1'.
Generating RTLIL representation for module `\test2'.
Successfully finished Verilog frontend.
2. Executing Verilog-2005 frontend: macc_xilinx_unwrap_map.v
Parsing Verilog input from `macc_xilinx_unwrap_map.v' to AST representation.
Generating RTLIL representation for module `$__mul_wrapper'.
Generating RTLIL representation for module `$__add_wrapper'.
Successfully finished Verilog frontend.
3. Executing Verilog-2005 frontend: macc_xilinx_xmap.v
Parsing Verilog input from `macc_xilinx_xmap.v' to AST representation.
Generating RTLIL representation for module `\DSP48_MACC'.
Successfully finished Verilog frontend.
4. Executing HIERARCHY pass (managing design hierarchy).
Removed 0 unused cells and 2 unused wires.
5. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test1a.dot'.
Dumping module test1 to page 1.
6. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test2a.dot'.
Dumping module test2 to page 1.
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: macc_xilinx_swap_map.v
Parsing Verilog input from `macc_xilinx_swap_map.v' to AST representation.
Generating RTLIL representation for module `\mul_swap_ports'.
Successfully finished Verilog frontend.
7.2. Continuing TECHMAP pass.
Using template $paramod$cb31b7e2c27e209b1e5fc8ca3c6ec22d65eb4c07\mul_swap_ports for cells of type $mul.
No more expansions possible.
<suppressed ~80 debug messages>
Removed 0 unused cells and 8 unused wires.
8. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test1b.dot'.
Dumping module test1 to page 1.
9. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test2b.dot'.
Dumping module test2 to page 1.
10. Executing TECHMAP pass (map to technology primitives).
10.1. Executing Verilog-2005 frontend: macc_xilinx_wrap_map.v
Parsing Verilog input from `macc_xilinx_wrap_map.v' to AST representation.
Generating RTLIL representation for module `\mul_wrap'.
Generating RTLIL representation for module `\add_wrap'.
Successfully finished Verilog frontend.
10.2. Continuing TECHMAP pass.
Using template $paramod$7714b1debbef4f2cb52c6ca29c9bc451325cf285\mul_wrap for cells of type $mul.
Using template $paramod$48197a291a9e3825142389e9d2e41385cae2467c\mul_wrap for cells of type $mul.
Using template $paramod$7ad0a2715cbe7438acc372ec84186a7c022b6ee1\add_wrap for cells of type $add.
No more expansions possible.
<suppressed ~341 debug messages>
11. Executing CONNWRAPPERS pass (connect extended ports of wrapper cells).
Connected extended bits of test1.$add$macc_xilinx_test.v:5$5:A: { 6'000000 $add$macc_xilinx_test.v:5$3_Y } -> { $techmap24$add$macc_xilinx_test.v:5$3.Y_48 [47:42] $add$macc_xilinx_test.v:5$3_Y }
Connected extended bits of test1.$add$macc_xilinx_test.v:5$5:B: { 6'000000 $mul$macc_xilinx_test.v:5$4_Y } -> { $techmap25$mul$macc_xilinx_test.v:5$4.Y_48 [47:42] $mul$macc_xilinx_test.v:5$4_Y }
Connected extended bits of test1.$add$macc_xilinx_test.v:5$3:B: { 6'000000 $mul$macc_xilinx_test.v:5$2_Y } -> { $techmap23$mul$macc_xilinx_test.v:5$2.Y_48 [47:42] $mul$macc_xilinx_test.v:5$2_Y }
Connected extended bits of test2.$add$macc_xilinx_test.v:12$10:B: { 6'000000 $add$macc_xilinx_test.v:12$9_Y } -> { $techmap21$add$macc_xilinx_test.v:12$9.Y_48 [47:42] $add$macc_xilinx_test.v:12$9_Y }
Connected extended bits of test2.$add$macc_xilinx_test.v:12$9:A: { 6'000000 $mul$macc_xilinx_test.v:12$7_Y } -> { $techmap19$mul$macc_xilinx_test.v:12$7.Y_48 [47:42] $mul$macc_xilinx_test.v:12$7_Y }
Connected extended bits of test2.$add$macc_xilinx_test.v:12$9:B: { 6'000000 $mul$macc_xilinx_test.v:12$8_Y } -> { $techmap17$mul$macc_xilinx_test.v:12$8.Y_48 [47:42] $mul$macc_xilinx_test.v:12$8_Y }
Removed 0 unused cells and 56 unused wires.
12. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test1c.dot'.
Dumping module test1 to page 1.
13. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test2c.dot'.
Dumping module test2 to page 1.
14. Executing Verilog-2005 frontend: macc_xilinx_xmap.v
Parsing Verilog input from `macc_xilinx_xmap.v' to AST representation.
Generating RTLIL representation for module `\DSP48_MACC'.
Successfully finished Verilog frontend.
15. Executing TECHMAP pass (map to technology primitives).
15.1. Executing Verilog-2005 frontend: macc_xilinx_swap_map.v
Parsing Verilog input from `macc_xilinx_swap_map.v' to AST representation.
Generating RTLIL representation for module `\mul_swap_ports'.
Successfully finished Verilog frontend.
15.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~23 debug messages>
16. Executing TECHMAP pass (map to technology primitives).
16.1. Executing Verilog-2005 frontend: macc_xilinx_wrap_map.v
Parsing Verilog input from `macc_xilinx_wrap_map.v' to AST representation.
Generating RTLIL representation for module `\mul_wrap'.
Generating RTLIL representation for module `\add_wrap'.
Successfully finished Verilog frontend.
16.2. Continuing TECHMAP pass.
Using template $paramod$81421da67e3cf07e7ac8b39f28efc75ee750e82a\mul_wrap for cells of type $mul.
Using template $paramod$88aad6f8473fb7e4e5fbfb8335ddebad03429eaa\add_wrap for cells of type $add.
No more expansions possible.
<suppressed ~172 debug messages>
Removed 0 unused cells and 17 unused wires.
17. Executing EXTRACT pass (map subcircuits to cells).
17.1. Creating graphs for SubCircuit library.
Creating needle graph needle_DSP48_MACC.
Creating haystack graph haystack_$__add_wrapper.
Creating haystack graph haystack_$__mul_wrapper.
Creating haystack graph haystack_DSP48_MACC.
Creating haystack graph haystack_test1.
Creating haystack graph haystack_test2.
17.2. Running solver from SubCircuit library.
Solving for needle_DSP48_MACC in haystack_$__add_wrapper.
Solving for needle_DSP48_MACC in haystack_$__mul_wrapper.
Solving for needle_DSP48_MACC in haystack_DSP48_MACC.
Solving for needle_DSP48_MACC in haystack_test1.
Solving for needle_DSP48_MACC in haystack_test2.
Found 3 matches.
17.3. Substitute SubCircuits with cells.
Match #0: (needle_DSP48_MACC in haystack_test1)
  $add$macc_xilinx_xmap.v:8$28 -> $add$macc_xilinx_test.v:5$3 \A:\B \B:\A \Y:\Y
  $const$0 -> $const$0 \Y:\Y
  $const$1 -> $const$1 \Y:\Y
  $const$x -> $const$x \Y:\Y
  $const$z -> $const$z \Y:\Y
  $mul$macc_xilinx_xmap.v:8$27 -> $mul$macc_xilinx_test.v:5$2 \A:\A \B:\B \Y:\Y
  new cell: $extract$\DSP48_MACC$35
Match #1: (needle_DSP48_MACC in haystack_test1)
  $add$macc_xilinx_xmap.v:8$28 -> $add$macc_xilinx_test.v:5$5 \A:\B \B:\A \Y:\Y
  $const$0 -> $const$0 \Y:\Y
  $const$1 -> $const$1 \Y:\Y
  $const$x -> $const$x \Y:\Y
  $const$z -> $const$z \Y:\Y
  $mul$macc_xilinx_xmap.v:8$27 -> $mul$macc_xilinx_test.v:5$4 \A:\A \B:\B \Y:\Y
  new cell: $extract$\DSP48_MACC$36
Match #2: (needle_DSP48_MACC in haystack_test2)
  $add$macc_xilinx_xmap.v:8$28 -> $add$macc_xilinx_test.v:12$9 \A:\A \B:\B \Y:\Y
  $const$0 -> $const$0 \Y:\Y
  $const$1 -> $const$1 \Y:\Y
  $const$x -> $const$x \Y:\Y
  $const$z -> $const$z \Y:\Y
  $mul$macc_xilinx_xmap.v:8$27 -> $mul$macc_xilinx_test.v:12$7 \A:\A \B:\B \Y:\Y
  new cell: $extract$\DSP48_MACC$37
Removed 0 unused cells and 6 unused wires.
18. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test1d.dot'.
Dumping module test1 to page 1.
19. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test2d.dot'.
Dumping module test2 to page 1.
20. Executing TECHMAP pass (map to technology primitives).
20.1. Executing Verilog-2005 frontend: macc_xilinx_unwrap_map.v
Parsing Verilog input from `macc_xilinx_unwrap_map.v' to AST representation.
Generating RTLIL representation for module `\$__mul_wrapper'.
Generating RTLIL representation for module `\$__add_wrapper'.
Successfully finished Verilog frontend.
20.2. Continuing TECHMAP pass.
Using template $paramod$7714b1debbef4f2cb52c6ca29c9bc451325cf285\$__mul_wrapper for cells of type $__mul_wrapper.
Using template $paramod$7ad0a2715cbe7438acc372ec84186a7c022b6ee1\$__add_wrapper for cells of type $__add_wrapper.
No more expansions possible.
<suppressed ~44 debug messages>
Removed 0 unused cells and 14 unused wires.
21. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test1e.dot'.
Dumping module test1 to page 1.
22. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_test2e.dot'.
Dumping module test2 to page 1.
23. Generating Graphviz representation of design.
Writing dot description to `macc_xilinx_xmap.dot'.
Dumping module DSP48_MACC to page 1.
End of script. Logfile hash: 750c951a95, CPU: user 0.12s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 35% 12x clean (0 sec), 17% 5x techmap (0 sec), ...
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/macc'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/opt'
../../../../yosys opt_share.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `opt_share.ys' --
1. Executing Verilog-2005 frontend: <<EOT
Parsing Verilog input from `<<EOT' to AST representation.
Generating RTLIL representation for module `\uut'.
Successfully finished Verilog frontend.
2. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $ternary$<<EOT:7$3 in front of them:
        $add$<<EOT:7$1
        $sub$<<EOT:7$2
Removed 0 unused cells and 4 unused wires.
3. Generating Graphviz representation of design.
Writing dot description to `opt_share_full.dot'.
Dumping module after to page 1.
Dumping module uut to page 2.
End of script. Logfile hash: 7082042be4, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 52% 1x clean (0 sec), 28% 1x show (0 sec), ...
gvpack -u -o opt_share.dot opt_share_full.dot
Warning: node n4 in graph[1] uut already defined
Some nodes will be renamed.
../../../../yosys opt_muxtree.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `opt_muxtree.ys' --
1. Executing Verilog-2005 frontend: <<EOT
Parsing Verilog input from `<<EOT' to AST representation.
Generating RTLIL representation for module `\uut'.
Successfully finished Verilog frontend.
2. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \after..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$<<EOT:6$1.
Removed 1 multiplexer ports.
<suppressed ~1 debug messages>
Removed 0 unused cells and 3 unused wires.
3. Generating Graphviz representation of design.
Writing dot description to `opt_muxtree_full.dot'.
Dumping module after to page 1.
Dumping module uut to page 2.
End of script. Logfile hash: b6e098eb19, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 48% 1x clean (0 sec), 32% 1x show (0 sec), ...
gvpack -u -o opt_muxtree.dot opt_muxtree_full.dot
Warning: node n2 in graph[1] uut already defined
Some nodes will be renamed.
../../../../yosys opt_merge.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `opt_merge.ys' --
1. Executing Verilog-2005 frontend: <<EOT
Parsing Verilog input from `<<EOT' to AST representation.
Generating RTLIL representation for module `\uut'.
Successfully finished Verilog frontend.
2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\after'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.
Removed 0 unused cells and 4 unused wires.
3. Generating Graphviz representation of design.
Writing dot description to `opt_merge_full.dot'.
Dumping module after to page 1.
Dumping module uut to page 2.
End of script. Logfile hash: dedbdef5c2, CPU: user 0.03s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 44% 1x clean (0 sec), 26% 1x show (0 sec), ...
gvpack -u -o opt_merge.dot opt_merge_full.dot
Warning: node n1 in graph[1] uut already defined
Some nodes will be renamed.
../../../../yosys opt_expr.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `opt_expr.ys' --
1. Executing Verilog-2005 frontend: <<EOT
Parsing Verilog input from `<<EOT' to AST representation.
Generating RTLIL representation for module `\uut'.
Successfully finished Verilog frontend.
2. Executing OPT_EXPR pass (perform const folding).
Optimizing module after.
<suppressed ~2 debug messages>
Removed 0 unused cells and 4 unused wires.
3. Generating Graphviz representation of design.
Writing dot description to `opt_expr_full.dot'.
Dumping module after to page 1.
Dumping module uut to page 2.
End of script. Logfile hash: 1d1df32b64, CPU: user 0.00s system 0.01s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 40% 1x opt_expr (0 sec), 29% 1x clean (0 sec), ...
gvpack -u -o opt_expr.dot opt_expr_full.dot
Warning: node n1 in graph[1] uut already defined
Some nodes will be renamed.
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/opt'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/scrambler'
../../../../yosys scrambler.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `scrambler.ys' --
1. Executing Verilog-2005 frontend: scrambler.v
Parsing Verilog input from `scrambler.v' to AST representation.
Generating RTLIL representation for module `\scrambler'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
3. Executing PROC pass (convert processes to netlists).
3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$scrambler.v:6$1 in module scrambler.
Removed a total of 0 dead cases.
3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.
3.4. Executing PROC_INIT pass (extract init attributes).
3.5. Executing PROC_ARST pass (detect async resets in processes).
3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>
3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\scrambler.$proc$scrambler.v:6$1'.
     1/1: $1\xs[31:0]
3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\scrambler.\out_bit' using process `\scrambler.$proc$scrambler.v:6$1'.
  created $dff cell `$procdff$12' with positive edge clock.
Creating register for signal `\scrambler.\xs' using process `\scrambler.$proc$scrambler.v:6$1'.
  created $dff cell `$procdff$13' with positive edge clock.
3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\scrambler.$proc$scrambler.v:6$1'.
Removing empty process `scrambler.$proc$scrambler.v:6$1'.
Cleaned up 1 empty switch.
3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module scrambler.
<suppressed ~3 debug messages>
Removed 0 unused cells and 5 unused wires.
4. Executing SUBMOD pass (moving cells to submodules as requested).
4.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \scrambler..
4.2. Continuing SUBMOD pass.
Creating submodule xorshift32 (\xorshift32) of module \scrambler.
  signal $1\xs[31:0]: input \n1
  signal $0\xs[31:0]: output \n2
  signal $shl$scrambler.v:11$6_Y: internal
  signal $xor$scrambler.v:9$3_Y: internal
  signal $shr$scrambler.v:10$4_Y: internal
  signal $xor$scrambler.v:10$5_Y: internal
  cell $xor$scrambler.v:9$3 ($xor)
  cell $xor$scrambler.v:11$7 ($xor)
  cell $xor$scrambler.v:10$5 ($xor)
5. Generating Graphviz representation of design.
Writing dot description to `scrambler_p01.dot'.
Dumping module scrambler to page 1.
6. Generating Graphviz representation of design.
Writing dot description to `scrambler_p02.dot'.
Dumping module xorshift32 to page 1.
echo on
yosys> cd xorshift32
yosys [xorshift32]> rename n2 in
Renaming wire n2 to in in module xorshift32.
yosys [xorshift32]> rename n1 out
Renaming wire n1 to out in module xorshift32.
yosys [xorshift32]> eval -set in 1 -show out
7. Executing EVAL pass (evaluate the circuit given an input).
Failed to evaluate signal \out: Missing value for \out.
yosys [xorshift32]> eval -set in 270369 -show out
8. Executing EVAL pass (evaluate the circuit given an input).
Failed to evaluate signal \out: Missing value for \out.
yosys [xorshift32]> sat -set out 632435482
9. Executing SAT pass (solving SAT problems in the circuit).
Setting up SAT problem:
Import set-constraint: \out = 632435482
Final constraint equation: \out = 632435482
Imported 3 cells to SAT database.
Solving problem with 665 variables and 1735 clauses..
SAT solving finished - model found:
  Signal Name             Dec       Hex                                 Bin
  --------------- ----------- --------- -----------------------------------
  \out              632435482  25b2331a    00100101101100100011001100011010
End of script. Logfile hash: 46ebf2918d, CPU: user 0.03s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 22% 1x sat (0 sec), 21% 1x submod (0 sec), ...
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/scrambler'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/selections'
../../../../yosys select.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `select.ys' --
1. Executing Verilog-2005 frontend: select.v
Parsing Verilog input from `select.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing PREP pass.
2.1. Executing HIERARCHY pass (managing design hierarchy).
2.1.1. Analyzing design hierarchy..
Top module:  \test
2.1.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
2.2. Executing PROC pass (convert processes to netlists).
2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.
2.2.4. Executing PROC_INIT pass (extract init attributes).
2.2.5. Executing PROC_ARST pass (detect async resets in processes).
2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\test.$proc$select.v:7$1'.
2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\test.\b' using process `\test.$proc$select.v:7$1'.
  created $dff cell `$procdff$8' with positive edge clock.
Creating register for signal `\test.\c' using process `\test.$proc$select.v:7$1'.
  created $dff cell `$procdff$9' with positive edge clock.
2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `test.$proc$select.v:7$1'.
Cleaned up 0 empty switches.
2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
<suppressed ~1 debug messages>
2.3. Executing FUTURE pass.
2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>
2.6. Executing CHECK pass (checking for obvious problems).
Checking module test...
Found and reported 0 problems.
2.7. Executing OPT pass (performing simple optimizations).
2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.
2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>
2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test.
Performed a total of 0 changes.
2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>
2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
2.7.8. Rerunning OPT passes. (Maybe there is more to do..)
2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>
2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test.
Performed a total of 0 changes.
2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
2.7.14. Finished OPT passes. (There is nothing left to do.)
2.8. Executing WREDUCE pass (reducing word size of cells).
2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
2.10. Executing MEMORY_COLLECT pass (generating $mem cells).
2.11. Executing OPT pass (performing simple optimizations).
2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
2.11.4. Finished fast OPT passes.
2.12. Printing statistics.
=== test ===
   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           8
   Number of public wire bits:      98
   Number of ports:                  4
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $dff                            2
     $mux                            1
     $sub                            1
     $xor                            1
2.13. Executing CHECK pass (checking for obvious problems).
Checking module test...
Found and reported 0 problems.
3. Generating Graphviz representation of design.
Writing dot description to `select.dot'.
Dumping module test to page 1.
End of script. Logfile hash: f11d6793ac, CPU: user 0.03s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 29% 6x opt_expr (0 sec), 26% 5x opt_clean (0 sec), ...
../../../../yosys memdemo.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `memdemo.ys' --
1. Executing Verilog-2005 frontend: memdemo.v
Parsing Verilog input from `memdemo.v' to AST representation.
Generating RTLIL representation for module `\memdemo'.
Successfully finished Verilog frontend.
2. Executing PREP pass.
2.1. Executing HIERARCHY pass (managing design hierarchy).
2.1.1. Analyzing design hierarchy..
Top module:  \memdemo
2.1.2. Analyzing design hierarchy..
Top module:  \memdemo
Removed 0 unused modules.
2.2. Executing PROC pass (convert processes to netlists).
2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 14 assignments to connections.
2.2.4. Executing PROC_INIT pass (extract init attributes).
2.2.5. Executing PROC_ARST pass (detect async resets in processes).
2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\memdemo.$proc$memdemo.v:11$7'.
2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\memdemo.\y' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$35' with positive edge clock.
Creating register for signal `\memdemo.\i' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$36' with positive edge clock.
Creating register for signal `\memdemo.\s1' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$37' with positive edge clock.
Creating register for signal `\memdemo.\s2' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$2_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$2_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$3_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$3_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$4_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$4_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$5_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$5_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:15$6_ADDR' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:15$6_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:15$6_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$49' with positive edge clock.
2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `memdemo.$proc$memdemo.v:11$7'.
Cleaned up 0 empty switches.
2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.3. Executing FUTURE pass.
2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 12 unused cells and 26 unused wires.
<suppressed ~14 debug messages>
2.6. Executing CHECK pass (checking for obvious problems).
Checking module memdemo...
Found and reported 0 problems.
2.7. Executing OPT pass (performing simple optimizations).
2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.
2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \memdemo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>
2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \memdemo.
Performed a total of 0 changes.
2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>
2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.7.8. Rerunning OPT passes. (Maybe there is more to do..)
2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \memdemo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>
2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \memdemo.
Performed a total of 0 changes.
2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.7.14. Finished OPT passes. (There is nothing left to do.)
2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 address bits (of 32) from memory init port memdemo.$auto$proc_memwr.cc:45:proc_memwr$50 (mem).
Removed top 30 address bits (of 32) from memory init port memdemo.$auto$proc_memwr.cc:45:proc_memwr$51 (mem).
Removed top 30 address bits (of 32) from memory init port memdemo.$auto$proc_memwr.cc:45:proc_memwr$52 (mem).
Removed top 30 address bits (of 32) from memory init port memdemo.$auto$proc_memwr.cc:45:proc_memwr$53 (mem).
Removed top 30 address bits (of 32) from memory read port memdemo.$memrd$\mem$memdemo.v:13$19 (mem).
Removed top 30 address bits (of 32) from memory read port memdemo.$memrd$\mem$memdemo.v:13$20 (mem).
Removed top 30 address bits (of 32) from memory read port memdemo.$memrd$\mem$memdemo.v:13$23 (mem).
Removed top 30 address bits (of 32) from memory read port memdemo.$memrd$\mem$memdemo.v:13$26 (mem).
2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
2.10. Executing MEMORY_COLLECT pass (generating $mem cells).
2.11. Executing OPT pass (performing simple optimizations).
2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
2.11.4. Finished fast OPT passes.
2.12. Printing statistics.
=== memdemo ===
   Number of wires:                 18
   Number of wire bits:             58
   Number of public wires:           5
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            4
     $dff                            3
     $mem_v2                         1
     $mux                            1
     $reduce_bool                    1
     $xor                            1
2.13. Executing CHECK pass (checking for obvious problems).
Checking module memdemo...
Found and reported 0 problems.
3. Executing MEMORY pass.
3.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.
3.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.
3.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing memdemo.mem write port 0.
  Analyzing memdemo.mem write port 1.
  Analyzing memdemo.mem write port 2.
  Analyzing memdemo.mem write port 3.
  Analyzing memdemo.mem write port 4.
3.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
3.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\mem'[0] in module `\memdemo': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
    Write port 2: non-transparent.
    Write port 3: non-transparent.
    Write port 4: non-transparent.
Checking read port `\mem'[1] in module `\memdemo': no output FF found.
Checking read port `\mem'[2] in module `\memdemo': no output FF found.
Checking read port `\mem'[3] in module `\memdemo': no output FF found.
Checking read port `\mem'[4] in module `\memdemo': no output FF found.
Checking read port address `\mem'[1] in module `\memdemo': no address FF found.
Checking read port address `\mem'[2] in module `\memdemo': no address FF found.
Checking read port address `\mem'[3] in module `\memdemo': no address FF found.
Checking read port address `\mem'[4] in module `\memdemo': no address FF found.
3.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>
3.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory memdemo.mem by address:
  Merging ports 1, 4 (address 2'00).
  Merging ports 2, 3 (address 2'11).
Consolidating read ports of memory memdemo.mem by address:
  Merging ports 1, 2 (address 2'00).
Consolidating read ports of memory memdemo.mem by address:
Consolidating write ports of memory memdemo.mem by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory memdemo.mem by address:
3.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.
3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>
3.10. Executing MEMORY_COLLECT pass (generating $mem cells).
3.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \memdemo:
  created 4 $dff cells and 0 static cells of width 4.
Extracted data FF from read port 0 of memdemo.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 12 write mux blocks.
4. Executing OPT pass (performing simple optimizations).
4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
<suppressed ~20 debug messages>
4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \memdemo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>
4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \memdemo.
Performed a total of 0 changes.
4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
4.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>
4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
4.9. Rerunning OPT passes. (Maybe there is more to do..)
4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \memdemo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>
4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \memdemo.
Performed a total of 0 changes.
4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
4.13. Executing OPT_DFF pass (perform DFF optimizations).
4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
4.16. Finished OPT passes. (There is nothing left to do.)
5. Generating Graphviz representation of design.
Writing dot description to `memdemo_00.dot'.
Dumping module memdemo to page 1.
6. Generating Graphviz representation of design.
Writing dot description to `memdemo_01.dot'.
Dumping selected parts of module memdemo to page 1.
7. Generating Graphviz representation of design.
Writing dot description to `memdemo_02.dot'.
Dumping selected parts of module memdemo to page 1.
8. Generating Graphviz representation of design.
Writing dot description to `memdemo_03.dot'.
Dumping selected parts of module memdemo to page 1.
9. Generating Graphviz representation of design.
Writing dot description to `memdemo_04.dot'.
Dumping selected parts of module memdemo to page 1.
10. Generating Graphviz representation of design.
Writing dot description to `memdemo_05.dot'.
Dumping selected parts of module memdemo to page 1.
End of script. Logfile hash: ade9f67caf, CPU: user 0.05s system 0.02s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 22% 9x opt_expr (0 sec), 20% 9x opt_clean (0 sec), ...
../../../../yosys submod.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `submod.ys' --
1. Executing Verilog-2005 frontend: memdemo.v
Parsing Verilog input from `memdemo.v' to AST representation.
Generating RTLIL representation for module `\memdemo'.
Successfully finished Verilog frontend.
2. Executing PREP pass.
2.1. Executing HIERARCHY pass (managing design hierarchy).
2.1.1. Analyzing design hierarchy..
Top module:  \memdemo
2.1.2. Analyzing design hierarchy..
Top module:  \memdemo
Removed 0 unused modules.
2.2. Executing PROC pass (convert processes to netlists).
2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 14 assignments to connections.
2.2.4. Executing PROC_INIT pass (extract init attributes).
2.2.5. Executing PROC_ARST pass (detect async resets in processes).
2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\memdemo.$proc$memdemo.v:11$7'.
2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\memdemo.\y' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$35' with positive edge clock.
Creating register for signal `\memdemo.\i' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$36' with positive edge clock.
Creating register for signal `\memdemo.\s1' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$37' with positive edge clock.
Creating register for signal `\memdemo.\s2' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$2_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$2_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$3_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$3_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$4_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$4_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$5_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:13$5_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:15$6_ADDR' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:15$6_DATA' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\memdemo.$memwr$\mem$memdemo.v:15$6_EN' using process `\memdemo.$proc$memdemo.v:11$7'.
  created $dff cell `$procdff$49' with positive edge clock.
2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `memdemo.$proc$memdemo.v:11$7'.
Cleaned up 0 empty switches.
2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.3. Executing FUTURE pass.
2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 12 unused cells and 26 unused wires.
<suppressed ~14 debug messages>
2.6. Executing CHECK pass (checking for obvious problems).
Checking module memdemo...
Found and reported 0 problems.
2.7. Executing OPT pass (performing simple optimizations).
2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.
2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \memdemo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>
2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \memdemo.
Performed a total of 0 changes.
2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>
2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.7.8. Rerunning OPT passes. (Maybe there is more to do..)
2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \memdemo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>
2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \memdemo.
Performed a total of 0 changes.
2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.7.14. Finished OPT passes. (There is nothing left to do.)
2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 address bits (of 32) from memory init port memdemo.$auto$proc_memwr.cc:45:proc_memwr$50 (mem).
Removed top 30 address bits (of 32) from memory init port memdemo.$auto$proc_memwr.cc:45:proc_memwr$51 (mem).
Removed top 30 address bits (of 32) from memory init port memdemo.$auto$proc_memwr.cc:45:proc_memwr$52 (mem).
Removed top 30 address bits (of 32) from memory init port memdemo.$auto$proc_memwr.cc:45:proc_memwr$53 (mem).
Removed top 30 address bits (of 32) from memory read port memdemo.$memrd$\mem$memdemo.v:13$19 (mem).
Removed top 30 address bits (of 32) from memory read port memdemo.$memrd$\mem$memdemo.v:13$20 (mem).
Removed top 30 address bits (of 32) from memory read port memdemo.$memrd$\mem$memdemo.v:13$23 (mem).
Removed top 30 address bits (of 32) from memory read port memdemo.$memrd$\mem$memdemo.v:13$26 (mem).
2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
2.10. Executing MEMORY_COLLECT pass (generating $mem cells).
2.11. Executing OPT pass (performing simple optimizations).
2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
2.11.4. Finished fast OPT passes.
2.12. Printing statistics.
=== memdemo ===
   Number of wires:                 18
   Number of wire bits:             58
   Number of public wires:           5
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            4
     $dff                            3
     $mem_v2                         1
     $mux                            1
     $reduce_bool                    1
     $xor                            1
2.13. Executing CHECK pass (checking for obvious problems).
Checking module memdemo...
Found and reported 0 problems.
3. Executing MEMORY pass.
3.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.
3.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.
3.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing memdemo.mem write port 0.
  Analyzing memdemo.mem write port 1.
  Analyzing memdemo.mem write port 2.
  Analyzing memdemo.mem write port 3.
  Analyzing memdemo.mem write port 4.
3.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
3.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\mem'[0] in module `\memdemo': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
    Write port 2: non-transparent.
    Write port 3: non-transparent.
    Write port 4: non-transparent.
Checking read port `\mem'[1] in module `\memdemo': no output FF found.
Checking read port `\mem'[2] in module `\memdemo': no output FF found.
Checking read port `\mem'[3] in module `\memdemo': no output FF found.
Checking read port `\mem'[4] in module `\memdemo': no output FF found.
Checking read port address `\mem'[1] in module `\memdemo': no address FF found.
Checking read port address `\mem'[2] in module `\memdemo': no address FF found.
Checking read port address `\mem'[3] in module `\memdemo': no address FF found.
Checking read port address `\mem'[4] in module `\memdemo': no address FF found.
3.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>
3.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory memdemo.mem by address:
  Merging ports 1, 4 (address 2'00).
  Merging ports 2, 3 (address 2'11).
Consolidating read ports of memory memdemo.mem by address:
  Merging ports 1, 2 (address 2'00).
Consolidating read ports of memory memdemo.mem by address:
Consolidating write ports of memory memdemo.mem by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory memdemo.mem by address:
3.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.
3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>
3.10. Executing MEMORY_COLLECT pass (generating $mem cells).
3.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \memdemo:
  created 4 $dff cells and 0 static cells of width 4.
Extracted data FF from read port 0 of memdemo.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 12 write mux blocks.
4. Executing OPT pass (performing simple optimizations).
4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
<suppressed ~20 debug messages>
4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \memdemo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>
4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \memdemo.
Performed a total of 0 changes.
4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
4.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>
4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
4.9. Rerunning OPT passes. (Maybe there is more to do..)
4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \memdemo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>
4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \memdemo.
Performed a total of 0 changes.
4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\memdemo'.
Removed a total of 0 cells.
4.13. Executing OPT_DFF pass (perform DFF optimizations).
4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module memdemo.
4.16. Finished OPT passes. (There is nothing left to do.)
5. Executing SUBMOD pass (moving cells to submodules as requested).
5.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
5.2. Continuing SUBMOD pass.
Creating submodule scramble (\scramble) of module \memdemo.
  signal \d: input \d
  signal \clk: input \clk
  signal \mem[3]: output \mem[3]
  signal $auto$rtlil.cc:2771:And$103: internal
  signal $memory\mem$wrmux[1][2][0]$y$119: internal
  signal $0$memwr$\mem$memdemo.v:13$2_DATA[3:0]$8: internal
  signal $0$memwr$\mem$memdemo.v:13$3_DATA[3:0]$10: internal
  signal \mem[0]: output \mem[0]
  signal $auto$rtlil.cc:2778:Eq$99: internal
  signal $0$memwr$\mem$memdemo.v:13$4_DATA[3:0]$12: internal
  signal $0$memwr$\mem$memdemo.v:13$5_DATA[3:0]$14: internal
  signal $memory\mem$wrmux[0][2][0]$y$105: internal
  signal $0$memwr$\mem$memdemo.v:15$6_ADDR[1:0]$16: input \n1
  signal $auto$rtlil.cc:2771:And$117: internal
  signal $auto$rtlil.cc:2778:Eq$101: internal
  signal $auto$rtlil.cc:2771:And$141: internal
  signal $memory\mem$wrmux[2][2][0]$y$131: internal
  signal \mem[2]: output \mem[2]
  signal $auto$rtlil.cc:2771:And$129: internal
  signal $memory\mem$wrmux[3][2][0]$y$143: internal
  signal \mem[1]: output \mem[1]
  cell $memory\mem[3]$77 ($dff)
  cell $memory\mem[2]$75 ($dff)
  cell $memory\mem[1]$73 ($dff)
  cell $memory\mem[0]$71 ($dff)
  cell $memory\mem$wrmux[3][2][0]$142 ($mux)
  cell $memory\mem$wrmux[2][2][0]$130 ($mux)
  cell $memory\mem$wrmux[1][2][0]$118 ($mux)
  cell $memory\mem$wrmux[0][2][0]$104 ($mux)
  cell $auto$memory_map.cc:97:addr_decode$140 ($and)
  cell $auto$memory_map.cc:97:addr_decode$128 ($and)
  cell $auto$memory_map.cc:97:addr_decode$116 ($and)
  cell $auto$memory_map.cc:97:addr_decode$102 ($and)
  cell $auto$memory_map.cc:92:addr_decode$98 ($not)
  cell $auto$memory_map.cc:92:addr_decode$100 ($not)
  cell $add$memdemo.v:13$30 ($add)
  cell $add$memdemo.v:13$27 ($add)
  cell $add$memdemo.v:13$24 ($add)
  cell $add$memdemo.v:13$21 ($add)
6. Executing SUBMOD pass (moving cells to submodules as requested).
6.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>
6.2. Continuing SUBMOD pass.
Creating submodule outstage (\outstage) of module \memdemo.
  signal \clk: input \clk
  signal \mem[3]: input \mem[3]
  signal \y: output \y
  signal $0\s2[1:0]: input \n1
  signal \mem[0]: input \mem[0]
  signal $memory\mem$rdmux[0][0][0]$a$80: internal
  signal $memory\mem$rdmux[0][0][0]$b$81: internal
  signal $\mem$rdreg[0]$d: internal
  signal \mem[2]: input \mem[2]
  signal \mem[1]: input \mem[1]
  cell $memory\mem$rdmux[0][1][1]$85 ($mux)
  cell $memory\mem$rdmux[0][1][0]$82 ($mux)
  cell $memory\mem$rdmux[0][0][0]$79 ($mux)
  cell $\mem$rdreg[0] ($dff)
7. Executing SUBMOD pass (moving cells to submodules as requested).
7.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \memdemo..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>
7.2. Continuing SUBMOD pass.
Creating submodule selstage (\selstage) of module \memdemo.
  signal \d: input \d
  signal \s1: input \s1
  signal \s2: input \s2
  signal $0\s2[1:0]: output \n1
  signal $0$memwr$\mem$memdemo.v:15$6_ADDR[1:0]$16: output \n2
  signal $reduce_bool$memdemo.v:14$32_Y: internal
  signal $xor$memdemo.v:14$31_Y: internal
  cell $xor$memdemo.v:14$31 ($xor)
  cell $ternary$memdemo.v:14$33 ($mux)
  cell $reduce_bool$memdemo.v:14$32 ($reduce_bool)
8. Generating Graphviz representation of design.
Writing dot description to `submod_00.dot'.
Dumping module memdemo to page 1.
9. Generating Graphviz representation of design.
Writing dot description to `submod_01.dot'.
Dumping module scramble to page 1.
10. Generating Graphviz representation of design.
Writing dot description to `submod_02.dot'.
Dumping module outstage to page 1.
11. Generating Graphviz representation of design.
Writing dot description to `submod_03.dot'.
Dumping module selstage to page 1.
End of script. Logfile hash: 164b28693f, CPU: user 0.10s system 0.01s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 25% 12x opt_clean (0 sec), 22% 9x opt_expr (0 sec), ...
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/selections'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/show'
../../../../yosys -p 'prep -top splice_demo; show -format dot -prefix splice' splice.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Parsing `splice.v' using frontend ` -vlog2k' --
1. Executing Verilog-2005 frontend: splice.v
Parsing Verilog input from `splice.v' to AST representation.
Storing AST representation for module `$abstract\splice_demo'.
Successfully finished Verilog frontend.
-- Running command `prep -top splice_demo; show -format dot -prefix splice' --
2. Executing PREP pass.
2.1. Executing HIERARCHY pass (managing design hierarchy).
2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\splice_demo'.
Generating RTLIL representation for module `\splice_demo'.
2.2.1. Analyzing design hierarchy..
Top module:  \splice_demo
2.2.2. Analyzing design hierarchy..
Top module:  \splice_demo
Removing unused module `$abstract\splice_demo'.
Removed 1 unused modules.
2.3. Executing PROC pass (convert processes to netlists).
2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.3.4. Executing PROC_INIT pass (extract init attributes).
2.3.5. Executing PROC_ARST pass (detect async resets in processes).
2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module splice_demo.
2.4. Executing FUTURE pass.
2.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module splice_demo.
2.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \splice_demo..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>
2.7. Executing CHECK pass (checking for obvious problems).
Checking module splice_demo...
Found and reported 0 problems.
2.8. Executing OPT pass (performing simple optimizations).
2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module splice_demo.
2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\splice_demo'.
Removed a total of 0 cells.
2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \splice_demo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \splice_demo.
Performed a total of 0 changes.
2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\splice_demo'.
Removed a total of 0 cells.
2.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \splice_demo..
2.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module splice_demo.
2.8.8. Finished OPT passes. (There is nothing left to do.)
2.9. Executing WREDUCE pass (reducing word size of cells).
2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \splice_demo..
2.11. Executing MEMORY_COLLECT pass (generating $mem cells).
2.12. Executing OPT pass (performing simple optimizations).
2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module splice_demo.
2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\splice_demo'.
Removed a total of 0 cells.
2.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \splice_demo..
2.12.4. Finished fast OPT passes.
2.13. Printing statistics.
=== splice_demo ===
   Number of wires:                  8
   Number of wire bits:             26
   Number of public wires:           8
   Number of public wire bits:      26
   Number of ports:                  8
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $neg                            1
     $not                            1
2.14. Executing CHECK pass (checking for obvious problems).
Checking module splice_demo...
Found and reported 0 problems.
3. Generating Graphviz representation of design.
Writing dot description to `splice.dot'.
Dumping module splice_demo to page 1.
End of script. Logfile hash: 2eeb6955f1, CPU: user 0.03s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 35% 5x opt_expr (0 sec), 26% 4x opt_clean (0 sec), ...
../../../../yosys example.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `example.ys' --
1. Executing Verilog-2005 frontend: example.v
Parsing Verilog input from `example.v' to AST representation.
Generating RTLIL representation for module `\example'.
Successfully finished Verilog frontend.
2. Generating Graphviz representation of design.
Writing dot description to `example_first.dot'.
Dumping module example to page 1.
3. Executing PROC pass (convert processes to netlists).
3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
3.4. Executing PROC_INIT pass (extract init attributes).
3.5. Executing PROC_ARST pass (detect async resets in processes).
3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>
3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\example.$proc$example.v:3$1'.
     1/1: $0\y[1:0]
3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\example.\y' using process `\example.$proc$example.v:3$1'.
  created $dff cell `$procdff$6' with positive edge clock.
3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\example.$proc$example.v:3$1'.
Removing empty process `example.$proc$example.v:3$1'.
Cleaned up 1 empty switch.
3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module example.
4. Generating Graphviz representation of design.
Writing dot description to `example_second.dot'.
Dumping module example to page 1.
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module example.
5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\example'.
Removed a total of 0 cells.
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$example.v:5$3.
Removed 1 multiplexer ports.
<suppressed ~1 debug messages>
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \example.
Performed a total of 0 changes.
5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\example'.
Removed a total of 0 cells.
5.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6 ($dff) from module example (D = $ternary$example.v:5$3_Y, Q = \y).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \example..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>
5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module example.
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \example.
Performed a total of 0 changes.
5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\example'.
Removed a total of 0 cells.
5.13. Executing OPT_DFF pass (perform DFF optimizations).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \example..
5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module example.
5.16. Finished OPT passes. (There is nothing left to do.)
6. Generating Graphviz representation of design.
Writing dot description to `example_third.dot'.
Dumping module example to page 1.
End of script. Logfile hash: 1968fcbfd1, CPU: user 0.03s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 36% 4x opt_expr (0 sec), 16% 3x show (0 sec), ...
../../../../yosys cmos.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `cmos.ys' --
1. Executing Verilog-2005 frontend: cmos.v
Parsing Verilog input from `cmos.v' to AST representation.
Generating RTLIL representation for module `\cmos_demo'.
Successfully finished Verilog frontend.
2. Executing PREP pass.
2.1. Executing HIERARCHY pass (managing design hierarchy).
2.1.1. Analyzing design hierarchy..
Top module:  \cmos_demo
2.1.2. Analyzing design hierarchy..
Top module:  \cmos_demo
Removed 0 unused modules.
2.2. Executing PROC pass (convert processes to netlists).
2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.2.4. Executing PROC_INIT pass (extract init attributes).
2.2.5. Executing PROC_ARST pass (detect async resets in processes).
2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
2.3. Executing FUTURE pass.
2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmos_demo..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>
2.6. Executing CHECK pass (checking for obvious problems).
Checking module cmos_demo...
Found and reported 0 problems.
2.7. Executing OPT pass (performing simple optimizations).
2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmos_demo'.
Removed a total of 0 cells.
2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmos_demo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmos_demo.
Performed a total of 0 changes.
2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmos_demo'.
Removed a total of 0 cells.
2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmos_demo..
2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
2.7.8. Finished OPT passes. (There is nothing left to do.)
2.8. Executing WREDUCE pass (reducing word size of cells).
2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmos_demo..
2.10. Executing MEMORY_COLLECT pass (generating $mem cells).
2.11. Executing OPT pass (performing simple optimizations).
2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmos_demo'.
Removed a total of 0 cells.
2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmos_demo..
2.11.4. Finished fast OPT passes.
2.12. Printing statistics.
=== cmos_demo ===
   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1
2.13. Executing CHECK pass (checking for obvious problems).
Checking module cmos_demo...
Found and reported 0 problems.
3. Executing TECHMAP pass (map to technology primitives).
3.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
3.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~228 debug messages>
4. Executing ABC pass (technology mapping using ABC).
4.1. Extracting gate netlist of module `\cmos_demo' to `<abc-temp-dir>/input.blif'..
Extracted 15 gates and 18 wires to a netlist network with 2 inputs and 2 outputs.
4.1.1. Executing ABC.
Running ABC command: "/usr/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w <yosys-exe-dir>/docs/source/code_examples/show/../intro/mycells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Liberty parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Liberty parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Library "demo" from "<yosys-exe-dir>/docs/source/code_examples/show/../intro/mycells.lib" has 4 cells (1 skipped: 1 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.01 MB. Time =     0.00 sec
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 
4.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.
Removed 0 unused cells and 36 unused wires.
5. Generating Graphviz representation of design.
Writing dot description to `cmos_00.dot'.
Dumping module cmos_demo to page 1.
6. Executing Verilog-2005 frontend: cmos.v
Parsing Verilog input from `cmos.v' to AST representation.
Generating RTLIL representation for module `\cmos_demo'.
Successfully finished Verilog frontend.
7. Executing PREP pass.
7.1. Executing HIERARCHY pass (managing design hierarchy).
7.1.1. Analyzing design hierarchy..
Top module:  \cmos_demo
7.1.2. Analyzing design hierarchy..
Top module:  \cmos_demo
Removed 0 unused modules.
7.2. Executing PROC pass (convert processes to netlists).
7.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
7.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
7.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
7.2.4. Executing PROC_INIT pass (extract init attributes).
7.2.5. Executing PROC_ARST pass (detect async resets in processes).
7.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
7.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
7.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
7.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
7.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
7.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
7.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
7.3. Executing FUTURE pass.
7.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
7.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmos_demo..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>
7.6. Executing CHECK pass (checking for obvious problems).
Checking module cmos_demo...
Found and reported 0 problems.
7.7. Executing OPT pass (performing simple optimizations).
7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmos_demo'.
Removed a total of 0 cells.
7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmos_demo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmos_demo.
Performed a total of 0 changes.
7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmos_demo'.
Removed a total of 0 cells.
7.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmos_demo..
7.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
7.7.8. Finished OPT passes. (There is nothing left to do.)
7.8. Executing WREDUCE pass (reducing word size of cells).
7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmos_demo..
7.10. Executing MEMORY_COLLECT pass (generating $mem cells).
7.11. Executing OPT pass (performing simple optimizations).
7.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmos_demo.
7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmos_demo'.
Removed a total of 0 cells.
7.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmos_demo..
7.11.4. Finished fast OPT passes.
7.12. Printing statistics.
=== cmos_demo ===
   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1
7.13. Executing CHECK pass (checking for obvious problems).
Checking module cmos_demo...
Found and reported 0 problems.
8. Executing TECHMAP pass (map to technology primitives).
8.1. Executing Verilog-2005 frontend: /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v
Parsing Verilog input from `/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
8.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~228 debug messages>
9. Executing SPLITNETS pass (splitting up multi-bit signals).
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\cmos_demo' to `<abc-temp-dir>/input.blif'..
Extracted 15 gates and 18 wires to a netlist network with 2 inputs and 2 outputs.
10.1.1. Executing ABC.
Running ABC command: "/usr/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w <yosys-exe-dir>/docs/source/code_examples/show/../intro/mycells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Liberty parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Liberty parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Library "demo" from "<yosys-exe-dir>/docs/source/code_examples/show/../intro/mycells.lib" has 4 cells (1 skipped: 1 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.01 MB. Time =     0.00 sec
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 
10.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.
Removed 0 unused cells and 1142 unused wires.
11. Generating Graphviz representation of design.
11.1. Executing Verilog-2005 frontend: ../intro/mycells.v
Parsing Verilog input from `../intro/mycells.v' to AST representation.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\DFF'.
Successfully finished Verilog frontend.
11.2. Continuing show pass.
Writing dot description to `cmos_01.dot'.
Dumping module cmos_demo to page 1.
End of script. Logfile hash: 6d0be817d0, CPU: user 0.12s system 0.00s, MEM: 20.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 67% 2x abc (0 sec), 11% 7x read_verilog (0 sec), ...
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/show'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/stubnets'
make[4]: Nothing to be done for 'dots'.
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/stubnets'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/synth_flow'
../../../../yosys -p 'script proc_01.ys; show -notitle -prefix proc_01 -format dot'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `script proc_01.ys; show -notitle -prefix proc_01 -format dot' --
-- Executing script file `proc_01.ys' --
1. Executing Verilog-2005 frontend: proc_01.v
Parsing Verilog input from `proc_01.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing PROC pass (convert processes to netlists).
3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$proc_01.v:2$1 in module test.
Removed a total of 0 dead cases.
3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.
3.4. Executing PROC_INIT pass (extract init attributes).
3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\test.$proc$proc_01.v:2$1'.
3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\test.$proc$proc_01.v:2$1'.
     1/1: $0\Q[0:0]
3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\test.\Q' using process `\test.$proc$proc_01.v:2$1'.
  created $adff cell `$procdff$4' with positive edge clock and positive level reset.
3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `test.$proc$proc_01.v:2$1'.
Cleaned up 0 empty switches.
3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
<suppressed ~1 debug messages>
Removed 0 unused cells and 2 unused wires.
4. Generating Graphviz representation of design.
Writing dot description to `proc_01.dot'.
Dumping module test to page 1.
End of script. Logfile hash: 4fe5064e83, CPU: user 0.02s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 26% 1x opt_expr (0 sec), 22% 1x clean (0 sec), ...
../../../../yosys -p 'script proc_02.ys; show -notitle -prefix proc_02 -format dot'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `script proc_02.ys; show -notitle -prefix proc_02 -format dot' --
-- Executing script file `proc_02.ys' --
1. Executing Verilog-2005 frontend: proc_02.v
Parsing Verilog input from `proc_02.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing PROC pass (convert processes to netlists).
3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$proc_02.v:3$1 in module test.
Removed a total of 0 dead cases.
3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.
3.4. Executing PROC_INIT pass (extract init attributes).
3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\test.$proc$proc_02.v:3$1'.
3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\test.$proc$proc_02.v:3$1'.
     1/1: $0\Q[0:0]
3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\test.\Q' using process `\test.$proc$proc_02.v:3$1'.
Warning: Async reset value `\RV' is not constant!
  created $aldff cell `$procdff$4' with positive edge clock and positive level non-const reset.
3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `test.$proc$proc_02.v:3$1'.
Cleaned up 0 empty switches.
3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
<suppressed ~1 debug messages>
Removed 0 unused cells and 2 unused wires.
4. Generating Graphviz representation of design.
Writing dot description to `proc_02.dot'.
Dumping module test to page 1.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: c4b4f83334, CPU: user 0.02s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 30% 1x clean (0 sec), 24% 1x opt_expr (0 sec), ...
../../../../yosys -p 'script proc_03.ys; show -notitle -prefix proc_03 -format dot'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `script proc_03.ys; show -notitle -prefix proc_03 -format dot' --
-- Executing script file `proc_03.ys' --
1. Executing Verilog-2005 frontend: proc_03.v
Parsing Verilog input from `proc_03.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing PROC pass (convert processes to netlists).
3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
3.4. Executing PROC_INIT pass (extract init attributes).
3.5. Executing PROC_ARST pass (detect async resets in processes).
3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>
3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\test.$proc$proc_03.v:3$1'.
     1/1: $0\Y[0:0]
3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\test.\Y' from process `\test.$proc$proc_03.v:3$1'.
3.9. Executing PROC_DFF pass (convert process syncs to FFs).
3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\test.$proc$proc_03.v:3$1'.
Removing empty process `test.$proc$proc_03.v:3$1'.
Cleaned up 2 empty switches.
3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
Removed 0 unused cells and 4 unused wires.
4. Generating Graphviz representation of design.
Writing dot description to `proc_03.dot'.
Dumping module test to page 1.
End of script. Logfile hash: 5a538b5f7f, CPU: user 0.02s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 25% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
../../../../yosys -p 'script memory_01.ys; show -notitle -prefix memory_01 -format dot'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `script memory_01.ys; show -notitle -prefix memory_01 -format dot' --
-- Executing script file `memory_01.ys' --
1. Executing Verilog-2005 frontend: memory_01.v
Parsing Verilog input from `memory_01.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing PROC pass (convert processes to netlists).
3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.
3.4. Executing PROC_INIT pass (extract init attributes).
3.5. Executing PROC_ARST pass (detect async resets in processes).
3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\test.$proc$memory_01.v:5$2'.
3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\test.\DOUT' using process `\test.$proc$memory_01.v:5$2'.
  created $dff cell `$procdff$7' with positive edge clock.
Creating register for signal `\test.$memwr$\mem$memory_01.v:6$1_ADDR' using process `\test.$proc$memory_01.v:5$2'.
  created $dff cell `$procdff$8' with positive edge clock.
Creating register for signal `\test.$memwr$\mem$memory_01.v:6$1_DATA' using process `\test.$proc$memory_01.v:5$2'.
  created $dff cell `$procdff$9' with positive edge clock.
Creating register for signal `\test.$memwr$\mem$memory_01.v:6$1_EN' using process `\test.$proc$memory_01.v:5$2'.
  created $dff cell `$procdff$10' with positive edge clock.
3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `test.$proc$memory_01.v:5$2'.
Cleaned up 0 empty switches.
3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
Removed 3 unused cells and 7 unused wires.
4. Executing MEMORY pass.
4.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.
4.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.
4.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing test.mem write port 0.
4.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\mem'[0] in module `\test': merging output FF to cell.
    Write port 0: non-transparent.
4.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>
4.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.
4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
4.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \test:
  created 2 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of test.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
<suppressed ~3 debug messages>
5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test.
Performed a total of 0 changes.
5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
5.6. Executing OPT_DFF pass (perform DFF optimizations).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>
5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test.
Performed a total of 0 changes.
5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
5.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\mem[1]$23 ($dff) from module test (D = \DIN, Q = \mem[1]).
Adding EN signal on $memory\mem[0]$21 ($dff) from module test (D = \DIN, Q = \mem[0]).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>
5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
5.16. Rerunning OPT passes. (Maybe there is more to do..)
5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>
5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test.
Performed a total of 0 changes.
5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
5.20. Executing OPT_DFF pass (perform DFF optimizations).
5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
5.23. Finished OPT passes. (There is nothing left to do.)
6. Generating Graphviz representation of design.
Writing dot description to `memory_01.dot'.
Dumping module test to page 1.
End of script. Logfile hash: 3f34ade637, CPU: user 0.06s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 30% 5x opt_expr (0 sec), 21% 5x opt_clean (0 sec), ...
../../../../yosys -p 'script memory_02.ys; show -notitle -prefix memory_02 -format dot'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `script memory_02.ys; show -notitle -prefix memory_02 -format dot' --
-- Executing script file `memory_02.ys' --
1. Executing Verilog-2005 frontend: memory_02.v
Parsing Verilog input from `memory_02.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing PROC pass (convert processes to netlists).
3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$memory_02.v:17$10 in module test.
Marked 1 switch rules as full_case in process $proc$memory_02.v:13$3 in module test.
Removed a total of 0 dead cases.
3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 8 assignments to connections.
3.4. Executing PROC_INIT pass (extract init attributes).
3.5. Executing PROC_ARST pass (detect async resets in processes).
3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>
3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\test.$proc$memory_02.v:24$19'.
Creating decoders for process `\test.$proc$memory_02.v:21$17'.
Creating decoders for process `\test.$proc$memory_02.v:17$10'.
     1/3: $1$memwr$\memory$memory_02.v:19$2_EN[7:0]$16
     2/3: $1$memwr$\memory$memory_02.v:19$2_DATA[7:0]$15
     3/3: $1$memwr$\memory$memory_02.v:19$2_ADDR[7:0]$14
Creating decoders for process `\test.$proc$memory_02.v:13$3'.
     1/3: $1$memwr$\memory$memory_02.v:15$1_EN[7:0]$9
     2/3: $1$memwr$\memory$memory_02.v:15$1_DATA[7:0]$8
     3/3: $1$memwr$\memory$memory_02.v:15$1_ADDR[7:0]$7
3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\test.\RD2_DATA' using process `\test.$proc$memory_02.v:24$19'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\test.\RD1_DATA' using process `\test.$proc$memory_02.v:21$17'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\test.$memwr$\memory$memory_02.v:19$2_ADDR' using process `\test.$proc$memory_02.v:17$10'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\test.$memwr$\memory$memory_02.v:19$2_DATA' using process `\test.$proc$memory_02.v:17$10'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\test.$memwr$\memory$memory_02.v:19$2_EN' using process `\test.$proc$memory_02.v:17$10'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\test.$memwr$\memory$memory_02.v:15$1_ADDR' using process `\test.$proc$memory_02.v:13$3'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\test.$memwr$\memory$memory_02.v:15$1_DATA' using process `\test.$proc$memory_02.v:13$3'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\test.$memwr$\memory$memory_02.v:15$1_EN' using process `\test.$proc$memory_02.v:13$3'.
  created $dff cell `$procdff$46' with positive edge clock.
3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `test.$proc$memory_02.v:24$19'.
Removing empty process `test.$proc$memory_02.v:21$17'.
Found and cleaned up 1 empty switch in `\test.$proc$memory_02.v:17$10'.
Removing empty process `test.$proc$memory_02.v:17$10'.
Found and cleaned up 1 empty switch in `\test.$proc$memory_02.v:13$3'.
Removing empty process `test.$proc$memory_02.v:13$3'.
Cleaned up 2 empty switches.
3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
Removed 6 unused cells and 26 unused wires.
4. Executing MEMORY pass.
4.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.
4.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.
4.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing test.memory write port 0.
  Analyzing test.memory write port 1.
4.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\memory'[0] in module `\test': merging output FF to cell.
Checking read port `\memory'[1] in module `\test': merging output FF to cell.
4.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
Removed 2 unused cells and 18 unused wires.
<suppressed ~3 debug messages>
4.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory test.memory by address:
Consolidating write ports of memory test.memory by address:
Consolidating write ports of memory test.memory using sat-based resource sharing:
4.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.
4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
4.10. Executing MEMORY_COLLECT pass (generating $mem cells).
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
<suppressed ~4 debug messages>
5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test.
    Consolidated identical input bits for $mux cell $procmux$31:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6 [0]
      New connections: $0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6 [7:1] = { $0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6 [0] $0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6 [0] $0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6 [0] $0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6 [0] $0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6 [0] $0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6 [0] $0$memwr$\memory$memory_02.v:15$1_EN[7:0]$6 [0] }
    Consolidated identical input bits for $mux cell $procmux$22:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13 [0]
      New connections: $0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13 [7:1] = { $0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13 [0] $0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13 [0] $0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13 [0] $0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13 [0] $0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13 [0] $0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13 [0] $0$memwr$\memory$memory_02.v:19$2_EN[7:0]$13 [0] }
  Optimizing cells in module \test.
Performed a total of 2 changes.
5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
5.6. Executing OPT_DFF pass (perform DFF optimizations).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>
5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
<suppressed ~2 debug messages>
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test.
Performed a total of 0 changes.
5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
5.13. Executing OPT_DFF pass (perform DFF optimizations).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>
5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
5.16. Rerunning OPT passes. (Maybe there is more to do..)
5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test.
Performed a total of 0 changes.
5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test'.
Removed a total of 0 cells.
5.20. Executing OPT_DFF pass (perform DFF optimizations).
5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test..
5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module test.
5.23. Finished OPT passes. (There is nothing left to do.)
6. Generating Graphviz representation of design.
Writing dot description to `memory_02.dot'.
Dumping module test to page 1.
End of script. Logfile hash: da34c3e279, CPU: user 0.05s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 26% 5x opt_expr (0 sec), 18% 5x opt_clean (0 sec), ...
../../../../yosys -p 'script techmap_01.ys; show -notitle -prefix techmap_01 -format dot'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `script techmap_01.ys; show -notitle -prefix techmap_01 -format dot' --
-- Executing script file `techmap_01.ys' --
1. Executing Verilog-2005 frontend: techmap_01.v
Parsing Verilog input from `techmap_01.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing TECHMAP pass (map to technology primitives).
3.1. Executing Verilog-2005 frontend: techmap_01_map.v
Parsing Verilog input from `techmap_01_map.v' to AST representation.
Generating RTLIL representation for module `\$add'.
Successfully finished Verilog frontend.
3.2. Continuing TECHMAP pass.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\$add for cells of type $add.
No more expansions possible.
<suppressed ~75 debug messages>
Removed 0 unused cells and 7 unused wires.
4. Generating Graphviz representation of design.
Writing dot description to `techmap_01.dot'.
Dumping module test to page 1.
End of script. Logfile hash: 49c16386d9, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 34% 1x techmap (0 sec), 27% 1x clean (0 sec), ...
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/synth_flow'
make[4]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/techmap'
../../../../yosys red_or3x1_test.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `red_or3x1_test.ys' --
1. Executing Verilog-2005 frontend: red_or3x1_test.v
Parsing Verilog input from `red_or3x1_test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing TECHMAP pass (map to technology primitives).
3.1. Executing Verilog-2005 frontend: red_or3x1_map.v
Parsing Verilog input from `red_or3x1_map.v' to AST representation.
Generating RTLIL representation for module `\$reduce_or'.
Successfully finished Verilog frontend.
3.2. Continuing TECHMAP pass.
Using template $paramod$53153ae57fdb25b25475408a64760d7986ecfb0e\$reduce_or for cells of type $reduce_or.
Using template $paramod$fe2472242c070f3b22e97f6c8c19c3569e575d97\$reduce_or for cells of type $reduce_or.
Using template $paramod$1a3ccc6b2ad940e0a4ee2fb765a3adeb638fb7f0\$reduce_or for cells of type $reduce_or.
No more expansions possible.
<suppressed ~53 debug messages>
Removed 0 unused cells and 18 unused wires.
4. Executing SPLITNETS pass (splitting up multi-bit signals).
5. Generating Graphviz representation of design.
5.1. Executing Verilog-2005 frontend: red_or3x1_cells.v
Parsing Verilog input from `red_or3x1_cells.v' to AST representation.
Generating RTLIL representation for module `\OR3X1'.
Successfully finished Verilog frontend.
5.2. Continuing show pass.
Writing dot description to `red_or3x1.dot'.
Dumping module test to page 1.
End of script. Logfile hash: d6e7304939, CPU: user 0.01s system 0.01s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 38% 1x techmap (0 sec), 21% 4x read_verilog (0 sec), ...
../../../../yosys sym_mul_test.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `sym_mul_test.ys' --
1. Executing Verilog-2005 frontend: sym_mul_test.v
Parsing Verilog input from `sym_mul_test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing TECHMAP pass (map to technology primitives).
3.1. Executing Verilog-2005 frontend: sym_mul_map.v
Parsing Verilog input from `sym_mul_map.v' to AST representation.
Generating RTLIL representation for module `\$mul'.
Successfully finished Verilog frontend.
3.2. Continuing TECHMAP pass.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\$mul for cells of type $mul.
No more expansions possible.
<suppressed ~43 debug messages>
Removed 0 unused cells and 6 unused wires.
4. Generating Graphviz representation of design.
4.1. Executing Verilog-2005 frontend: sym_mul_cells.v
Parsing Verilog input from `sym_mul_cells.v' to AST representation.
Generating RTLIL representation for module `\MYMUL'.
Successfully finished Verilog frontend.
4.2. Continuing show pass.
Writing dot description to `sym_mul.dot'.
Dumping module test to page 1.
End of script. Logfile hash: 28982f840f, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 31% 1x clean (0 sec), 25% 4x read_verilog (0 sec), ...
../../../../yosys mymul_test.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `mymul_test.ys' --
1. Executing Verilog-2005 frontend: mymul_test.v
Parsing Verilog input from `mymul_test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing TECHMAP pass (map to technology primitives).
3.1. Executing Verilog-2005 frontend: sym_mul_map.v
Parsing Verilog input from `sym_mul_map.v' to AST representation.
Generating RTLIL representation for module `\$mul'.
Successfully finished Verilog frontend.
3.2. Executing Verilog-2005 frontend: mymul_map.v
Parsing Verilog input from `mymul_map.v' to AST representation.
Generating RTLIL representation for module `\MYMUL'.
Successfully finished Verilog frontend.
3.3. Continuing TECHMAP pass.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\$mul for cells of type $mul.
Using template $paramod\MYMUL\WIDTH=32'00000000000000000000000000000010 for cells of type MYMUL.
No more expansions possible.
<suppressed ~108 debug messages>
Removed 0 unused cells and 10 unused wires.
Renaming module \test to \test_mapped.
4. Executing Verilog-2005 frontend: mymul_test.v
Parsing Verilog input from `mymul_test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
5. Executing MITER pass (creating miter circuit).
Creating miter cell "miter" with gold cell "test" and gate cell "test_mapped".
6. Executing FLATTEN pass (flatten design).
<suppressed ~2 debug messages>
7. Executing SAT pass (solving SAT problems in the circuit).
Setting up SAT problem:
Final constraint equation: { } = { }
Imported 9 cells to SAT database.
Import proof-constraint: \trigger = 1'0
Final proof equation: \trigger = 1'0
Solving problem with 107 variables and 283 clauses..
SAT proof finished - no model found: SUCCESS!
                  /$$$$$$      /$$$$$$$$     /$$$$$$$    
                 /$$__  $$    | $$_____/    | $$__  $$   
                | $$  \ $$    | $$          | $$  \ $$   
                | $$  | $$    | $$$$$       | $$  | $$   
                | $$  | $$    | $$__/       | $$  | $$   
                | $$/$$ $$    | $$          | $$  | $$   
                |  $$$$$$/ /$$| $$$$$$$$ /$$| $$$$$$$//$$
                 \____ $$$|__/|________/|__/|_______/|__/
                       \__/                              
8. Executing SPLITNETS pass (splitting up multi-bit signals).
9. Generating Graphviz representation of design.
Writing dot description to `mymul.dot'.
Dumping module test_mapped to page 1.
End of script. Logfile hash: 449524bce2, CPU: user 0.02s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 26% 2x clean (0 sec), 15% 1x techmap (0 sec), ...
../../../../yosys mulshift_test.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `mulshift_test.ys' --
1. Executing Verilog-2005 frontend: mulshift_test.v
Parsing Verilog input from `mulshift_test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing TECHMAP pass (map to technology primitives).
3.1. Executing Verilog-2005 frontend: sym_mul_map.v
Parsing Verilog input from `sym_mul_map.v' to AST representation.
Generating RTLIL representation for module `\$mul'.
Successfully finished Verilog frontend.
3.2. Executing Verilog-2005 frontend: mulshift_map.v
Parsing Verilog input from `mulshift_map.v' to AST representation.
Generating RTLIL representation for module `\MYMUL'.
Successfully finished Verilog frontend.
3.3. Continuing TECHMAP pass.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\$mul for cells of type $mul.
Using template $paramod$fb3c811cfd9dc2fc74fe40190dfcd365f04584f7\MYMUL for cells of type MYMUL.
No more expansions possible.
<suppressed ~185 debug messages>
Removed 0 unused cells and 16 unused wires.
4. Generating Graphviz representation of design.
4.1. Executing Verilog-2005 frontend: sym_mul_cells.v
Parsing Verilog input from `sym_mul_cells.v' to AST representation.
Generating RTLIL representation for module `\MYMUL'.
Successfully finished Verilog frontend.
4.2. Continuing show pass.
Writing dot description to `mulshift.dot'.
Dumping module test to page 1.
End of script. Logfile hash: e40f1e9ccc, CPU: user 0.04s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 30% 3x clean (0 sec), 24% 1x techmap (0 sec), ...
../../../../yosys addshift_test.ys
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Executing script file `addshift_test.ys' --
1. Executing Verilog-2005 frontend: addshift_test.v
Parsing Verilog input from `addshift_test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.
2. Executing HIERARCHY pass (managing design hierarchy).
2.1. Analyzing design hierarchy..
Top module:  \test
2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
3. Executing TECHMAP pass (map to technology primitives).
3.1. Executing Verilog-2005 frontend: addshift_map.v
Parsing Verilog input from `addshift_map.v' to AST representation.
Generating RTLIL representation for module `\$add'.
Successfully finished Verilog frontend.
3.2. Continuing TECHMAP pass.
Using template $paramod$ba28896eb640c0d0dd7116971c6c5dc347170a6c\$add for cells of type $add.
No more expansions possible.
<suppressed ~51 debug messages>
Removed 0 unused cells and 7 unused wires.
4. Generating Graphviz representation of design.
Writing dot description to `addshift.dot'.
Dumping module test to page 1.
End of script. Logfile hash: 99575363c1, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 32% 1x clean (0 sec), 24% 1x techmap (0 sec), ...
make[4]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/code_examples/techmap'
cd internals && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex approach_flow.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./approach_flow.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarycalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file approach_flow.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 12.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}] (./approach_flow.aux) )<
/usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr12.pfb>
Output written on approach_flow.pdf (1 page, 15289 bytes).
Transcript written on approach_flow.log.
cd internals && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex overview_flow.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./overview_flow.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryshapes.geometric.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/shapes/pgflibraryshape
s.geometric.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file overview_flow.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 12.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}] (./overview_flow.aux) )<
/usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr12.pfb>
Output written on overview_flow.pdf (1 page, 15186 bytes).
Transcript written on overview_flow.log.
cd internals && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex overview_rtlil.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./overview_rtlil.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file overview_rtlil.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 11.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}] (./overview_rtlil.aux) )
</usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr6.pfb></usr/sh
are/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmtt12.pfb>
Output written on overview_rtlil.pdf (1 page, 17630 bytes).
Transcript written on overview_rtlil.log.
cd internals && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex simplified_rtlil.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./simplified_rtlil.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file simplified_rtlil.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 11.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}] (./simplified_rtlil.aux)
 )</usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr6.pfb></usr/
share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmtt12.pfb>
Output written on simplified_rtlil.pdf (1 page, 15593 bytes).
Transcript written on simplified_rtlil.log.
cd internals && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex verilog_flow.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./verilog_flow.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryshapes.geometric.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/shapes/pgflibraryshape
s.geometric.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file verilog_flow.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 12.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}] (./verilog_flow.aux) )</
usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmtt12.pfb>
Output written on verilog_flow.pdf (1 page, 9531 bytes).
Transcript written on verilog_flow.log.
cd primer && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex basics_abstractions.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./basics_abstractions.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file basics_abstractions.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 11.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}]
(./basics_abstractions.aux) )</usr/share/texlive/texmf-dist/fonts/type1/public/
amsfonts/cm/cmr12.pfb>
Output written on basics_abstractions.pdf (1 page, 16374 bytes).
Transcript written on basics_abstractions.log.
cd primer && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex basics_ast.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./basics_ast.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryshapes.geometric.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/shapes/pgflibraryshape
s.geometric.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file basics_ast.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 12.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}] (./basics_ast.aux) )</us
r/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmtt12.pfb>
Output written on basics_ast.pdf (1 page, 7708 bytes).
Transcript written on basics_ast.log.
cd primer && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex basics_flow.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./basics_flow.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file basics_flow.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 11.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}] (./basics_flow.aux) )</u
sr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr12.pfb>
Output written on basics_flow.pdf (1 page, 14283 bytes).
Transcript written on basics_flow.log.
cd primer && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex basics_parsetree.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./basics_parsetree.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryshapes.geometric.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/shapes/pgflibraryshape
s.geometric.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file basics_parsetree.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 12.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}] (./basics_parsetree.aux)
 )</usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmtt12.pfb>
Output written on basics_parsetree.pdf (1 page, 10907 bytes).
Transcript written on basics_parsetree.log.
cd primer && TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' pdflatex levels_of_abstraction.tex --interaction=nonstopmode
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./levels_of_abstraction.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22>
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cls
Document Class: standalone 2022/10/10 v1.3b Class to compile TeX sub-files stan
dalone
(/usr/share/texlive/texmf-dist/tex/latex/tools/shellesc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifluatex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty))
(/usr/share/texlive/texmf-dist/tex/latex/xkeyval/xkeyval.sty
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkeyval.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/xkvutils.tex
(/usr/share/texlive/texmf-dist/tex/generic/xkeyval/keyval.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/standalone/standalone.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/base/article.cls
Document Class: article 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size12.clo))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/frontendlayer/tikz.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgf.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfrcs.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-common.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfutil-latex.def)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfrcs.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/pgf.revision.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/basiclayer/pgfcore.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/systemlayer/pgfsys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeyslibraryfiltered
.code.tex)) (/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgf.cfg)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-pdftex.def
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsys-common-pdf.de
f)))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsyssoftpath.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/systemlayer/pgfsysprotocol.code.
tex)) (/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathutil.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathparser.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.basic.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.trigonomet
ric.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.random.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.comparison
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.base.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.round.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.misc.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfunctions.integerari
thmetics.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathcalc.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmathfloat.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfint.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepoints.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathconstruct.
code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathusage.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorescopes.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoregraphicstate.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransformation
s.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorequick.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreobjects.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepathprocessing
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorearrows.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreshade.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreimage.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoreexternal.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorelayers.code.te
x)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcoretransparency.c
ode.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorepatterns.code.
tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/basiclayer/pgfcorerdf.code.tex))
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleshapes.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduleplot.code.tex
)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-0-65
.sty)
(/usr/share/texlive/texmf-dist/tex/latex/pgf/compatibility/pgfcomp-version-1-18
.sty)) (/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgffor.sty
(/usr/share/texlive/texmf-dist/tex/latex/pgf/utilities/pgfkeys.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgfkeys.code.tex))
(/usr/share/texlive/texmf-dist/tex/latex/pgf/math/pgfmath.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgf/math/pgfmath.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/utilities/pgffor.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/tikz.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplothandlers
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmodulematrix.code.tex
)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarytopaths.code.tex))))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/pgfplots/pgfplots.sty
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.revision.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscore.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgfplotssysgeneric.code
.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgfplotslibrary.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_loader.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryfpu.code.tex
)
Package pgfplots: loading complementary utilities for your pgf version...
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/oldpgfcompatib/pgfplotsoldp
gfsupp_pgfutil-common-lists.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructure.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotslists
tructureext.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsarray
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsmatri
x.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/numtable/pgfplotstableshare
d.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/liststructure/pgfplotsdeque
.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.code.te
x
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsbinary.data.co
de.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotsutil.verb.code
.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/pgflibrarypgfplots.sur
fshading.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/sys/pgflibrarypgfplots.surf
shading.pgfsys-pdftex.def)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolormap.code.
tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/util/pgfplotscolor.code.tex
))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsstackedplots.code.t
ex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsplothandlers.code.t
ex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplothandler.cod
e.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsmeshplotimage.code.
tex)))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.scaling.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotscoordprocessing.cod
e.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.errorbars.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.markers.code.tex
) (/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplotsticks.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/pgfplots.paths.code.tex)
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/modules/pgfmoduledecorations.cod
e.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathmorphing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathmorphing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibrarydecorations.pathreplacing.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/decorations/pgflibrary
decorations.pathreplacing.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgfplots/libs/tikzlibrarypgfplots.co
ntourlua.code.tex))
(/usr/share/texlive/texmf-dist/tex/generic/pgf/frontendlayer/tikz/libraries/tik
zlibraryplotmarks.code.tex
(/usr/share/texlive/texmf-dist/tex/generic/pgf/libraries/pgflibraryplotmarks.co
de.tex)))
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
No file levels_of_abstraction.aux.
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
Package pgfplots Warning: running in backwards compatibility mode (unsuitable t
ick labels; missing features). Consider writing \pgfplotsset{compat=1.18} into 
your preamble.
 on input line 12.
[1{/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map}]
(./levels_of_abstraction.aux) )</usr/share/texlive/texmf-dist/fonts/type1/publi
c/amsfonts/cm/cmr12.pfb>
Output written on levels_of_abstraction.pdf (1 page, 16547 bytes).
Transcript written on levels_of_abstraction.log.
pdf2svg internals/approach_flow.pdf internals/approach_flow.svg
pdf2svg internals/overview_flow.pdf internals/overview_flow.svg
pdf2svg internals/overview_rtlil.pdf internals/overview_rtlil.svg
pdf2svg internals/simplified_rtlil.pdf internals/simplified_rtlil.svg
pdf2svg internals/verilog_flow.pdf internals/verilog_flow.svg
pdf2svg primer/basics_abstractions.pdf primer/basics_abstractions.svg
pdf2svg primer/basics_ast.pdf primer/basics_ast.svg
pdf2svg primer/basics_flow.pdf primer/basics_flow.svg
pdf2svg primer/basics_parsetree.pdf primer/basics_parsetree.svg
pdf2svg primer/levels_of_abstraction.pdf primer/levels_of_abstraction.svg
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/_images'
make -C source/_images convert
make[3]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/_images'
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/extensions/test1.pdf code_examples/extensions/test1.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/addr_gen_show.pdf code_examples/fifo/addr_gen_show.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/new_cells_show.pdf code_examples/fifo/new_cells_show.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/addr_gen_hier.pdf code_examples/fifo/addr_gen_hier.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/addr_gen_proc.pdf code_examples/fifo/addr_gen_proc.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/addr_gen_clean.pdf code_examples/fifo/addr_gen_clean.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_proc.pdf code_examples/fifo/rdata_proc.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_flat.pdf code_examples/fifo/rdata_flat.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_adffe.pdf code_examples/fifo/rdata_adffe.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_wreduce.pdf code_examples/fifo/rdata_wreduce.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_memrdv2.pdf code_examples/fifo/rdata_memrdv2.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_alumacc.pdf code_examples/fifo/rdata_alumacc.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_coarse.pdf code_examples/fifo/rdata_coarse.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_map_ram.pdf code_examples/fifo/rdata_map_ram.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_map_ffram.pdf code_examples/fifo/rdata_map_ffram.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_map_gates.pdf code_examples/fifo/rdata_map_gates.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_map_ffs.pdf code_examples/fifo/rdata_map_ffs.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_map_luts.pdf code_examples/fifo/rdata_map_luts.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/fifo/rdata_map_cells.pdf code_examples/fifo/rdata_map_cells.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/intro/counter_00.pdf code_examples/intro/counter_00.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/intro/counter_01.pdf code_examples/intro/counter_01.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/intro/counter_02.pdf code_examples/intro/counter_02.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/intro/counter_03.pdf code_examples/intro/counter_03.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_simple_test_00a.pdf code_examples/macc/macc_simple_test_00a.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_simple_test_00b.pdf code_examples/macc/macc_simple_test_00b.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_simple_test_01a.pdf code_examples/macc/macc_simple_test_01a.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_simple_test_01b.pdf code_examples/macc/macc_simple_test_01b.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_simple_test_02a.pdf code_examples/macc/macc_simple_test_02a.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_simple_test_02b.pdf code_examples/macc/macc_simple_test_02b.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_simple_xmap.pdf code_examples/macc/macc_simple_xmap.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test1a.pdf code_examples/macc/macc_xilinx_test1a.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test2a.pdf code_examples/macc/macc_xilinx_test2a.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test1b.pdf code_examples/macc/macc_xilinx_test1b.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test2b.pdf code_examples/macc/macc_xilinx_test2b.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test1c.pdf code_examples/macc/macc_xilinx_test1c.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test2c.pdf code_examples/macc/macc_xilinx_test2c.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test1d.pdf code_examples/macc/macc_xilinx_test1d.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test2d.pdf code_examples/macc/macc_xilinx_test2d.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test1e.pdf code_examples/macc/macc_xilinx_test1e.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_test2e.pdf code_examples/macc/macc_xilinx_test2e.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/macc/macc_xilinx_xmap.pdf code_examples/macc/macc_xilinx_xmap.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/opt/opt_share_full.pdf code_examples/opt/opt_share_full.dot
%PDF-1.7
%����
4 0 obj
<< /Length 5 0 R
   /Filter /FlateDecode
>>
stream
x��X;oG��WL��,4�׾�H��M`��-˂!�8??�})���8V���}3;���@@p�@ V�����D�E8$ ٔ
�c��~�wW_'���������#\OL��X0Q�{��(�A����%�����<4:�4��üLm^�2�����.���+�������a4�	c
)3��w7tA����6W������a%`J�(��_V�b��b��N
�u90eO�=p���֢Cug�1��w�vP�aM�J���%K~%�6�l9ox�q�~� ��
\0�Xɰ�S��qs�崹�sߎ���?�!���t1��(�
�+i��T�C���"0	��OK	�F	��M�o��S��ȥ��%`��� pW��R�������]�@�T�Fι��8�^CZ�:wm�.��e]�E�y-�Q�3����.��&3߈S:ɷǭ�Ϳۼ���o�s��i�gH(��X��:
X$�1aR�cs�e�!��()- �S��@`T�Ϊ 
A�f8�"�fE�s�٢���{��\V��b9����
���X'�c��ɓ����T�'Za�>}�*���:�_��~�,<��.<�<^Y2����1`#�$gh�s*�}�ю#'`c,�{;���6���|��i�x6xPY���R�R����"%̅Ǒa�DZ!&)C6���{�hIq�K+ns�Rˬ�D��UiE�:깴�����1�Ύf[�ˇ�a�}��5Unܘ��t��<l�6_�6��ڴ�bvyW�ْG�8g$/�ԓ�1`,|d��k��E�4;>���~g���Ϊ��ω����=n/r���Œ��B�4
V�COU��:S�,X�d[�t:�*%�7�
�p�o�B�3PZ+����k-�ZF��N��r�*��n��{���,��g�#E>%��R�8�oY
�6�3��
�	�����Wr�L��֫W����"��� JX�
K �1Iv�W�b	��Z�A\I�XoĒ��W����0Zn-�ź���BD�M�F-i�Tj1BS��(��R�6����
�*Y� 5���ܾ>p( g?���i
=_��D��U�� ���\c�5Mb.-�Y��$B)H�z ��
�\{�*�,!ʼ3O��&uu�.t�ʠ�0��C�C�;Q�j���E�3ZoH�Z�;��g�b�mDn��r�n�s���
<
endstream
endobj
5 0 obj
   1184
endobj
3 0 obj
<<
   /ExtGState <<
      /a0 << /CA 1 /ca 1 >>
   >>
   /Font <<
      /f-0-0 7 0 R
   >>
>>
endobj
8 0 obj
<< /Type /ObjStm
   /Length 9 0 R
   /N 1
   /First 4
   /Filter /FlateDecode
>>
stream
x�3S0����8
]
endstream
endobj
9 0 obj
   16
endobj
11 0 obj
<< /Length 12 0 R
   /Filter /FlateDecode
   /Subtype /Type1C
>>
stream
x���s�ͷ�g&�iw������-Hp�`�� A�K�5����������S���>����{U����V�ku�n�����t:q��ݻ7�>�w����p8G��L�����,��@���߯��=/Vpgq8��_=.��O�ՊY��N'nթw�ł�*^}����{���5�h�����������_-V�?��v��Y�:�1 ,<k�
a�{w>`������v8t��r��&x��.���k^�����#�#���Ў��r�h�qTw4w�r4t�p�q4r�q����sLr�wvvq�r�v�s�vQW
WeW�+�����zU�F��;����};��^?��˝���C��e|�_���χ��?�~��}:u���%
��~���w^����+�ʧ��y�W+��V`s˷��V��a�ʷ�5�b�ͶԒÝ?B���_c�
�;�7�6�Xl��j��4b���>۱�����L}j�	��Ʀ��6�}7����9|�q�~����٫�{[ZkR�Y�w&���5���i�`nL�`�9j�л
�w�����
Fx�zN���p,���l����W˖�R��3О̝�1�:'��	�����N	���3�/Ӥ�U�5��9:|���:��ri
��}`νj�t��Ъ۳G���S�����Ϯ��<��soH��Ԍk���+����ob|�8x_�o!泭�?�;����~���?�����n�.��\�����o]��̽wb���>k��p��B������^�� �7
�����l���o8�ގ1ǣ��]��>�k=4#R����b����ߐ���$��3��|h�g��Q1�����c��d%��3�{��ö/�7so\�%;,��+�����|	8.9���_����o�����������̒����ǥ���>�[�������zl�k r�}*�^uR�W�t�j^ݻ�{��'߻�K�b��JH5����G���^|j��dl��&as�7soO+!�L�Ӟ`�
�<rAj�\��|�7l؉?��4����������C�L�-J�fϜ;3��۳f͝=�2�r��o;Uq4s4w�p�t�8Z9Z;�8�:B���������b�`gqg	gIg)giggYg9gyggEg%gegg�s�3���y�y��������u�r�v��\���r���]n��\Ѕ\�E\��\�%\ҥ\�e\i\
���t��������	�X�D�$�d��k��[�;�{��G�'��~��Z���K������ֿ��+���m�������o�����'���]���w��ǝ�]�]�]�]��.�.�.�.�.�.�.��Nq�tp�r��x�x�x�z�yNyN{�x�z�y�{.x.z.y.{�x�z�y�{nxnznyn{�x�z�y�{xzy{�x�z�y�{^x^z^y^{�x�z�y�{>x>z>y>{�x�z�y��|�؞T��O���������
�.���x �

0��(��
i@Hҁ� �2�� A +��� '�r�< /��� (
�"�((�AqP��@iP��@yP
T�@ePT�@uP��@mP��@}�4�@c�4�@s��!�h
ڀ� ��A�t�A�t�A���A���A�A`0��P0#�H0
� �
Q Ā�`&�X0L��`�� L��0���0��A<X�B���`	X
���`X	V��`
X��:�փ�
l��f�l��v����n����~p��ap��qp���ip���yp
\��ep\��up���mp���}�<��c�<��s����k����{�
|��g�|��?�;�A*�
~/�~��	]��C7�@!DC)d�C
%TPC������a�f��a�`V�
f�9`N��y`^��`AX�E`QX��,	K�Ұ,����+�ʰ
�
����	k�ڰ�����
l�ư	l
���l	C`+���ma(l���#�;�.�+����'�{�>�/���08���`8�ápG��p
#`$�`4��c�88N��p"�'�)ЂSa���p&�g�9p.���x�&��0.����.���
������&�u0��)p�7��p�
���p�	w��p�����<���<
����<	O���<�����/���
�
�����	o��������
|���	|
����|	_���
|�����?����
���wh�T���^���>�9����Gn�AA�FQ�GI��F�A
(-J�ң(#ʄ2�,(��(ʎr��(ʍ�(ʏ
���*�����
F�Q	T�B�QT�C�QTUB�QTUC�Q
T�B�QT�C�Q�5B�Q�5C�Q���V�5j�ڢP��GPG�	uF]PW�
uG=PO��F}P_��Gah���h
GC�04�@#�(4E�H4E�h�Ƣqh<��b�D4	MFS����84
MG3�L4�Fs�\4�G�h
J@Q"Z��%h)Z���h%Z�V�5h-JB�P2Z�R��mB���mC����B����C��
tB��tC��	t�B��t�C��t]B��t]C��
t�B��t�C���=B���=C����B����C���}B���}C����F��������|�v`'va?��؃
�a�	��a��Xa�
N�pZ���pF�	g�Yp �Yq6���9q.���yq>��q!\�Eq1����$.�K�2�,.���
�"��+�*�*�����&��k�:�.�����!n��&�)n����%��pk��š�n�;���ஸ�{�����ྸ���<ƒ����ax8�G�Qx4���x���8����x<
��x���`O�qx��g��x����x�������D�/�K�R�/�+�J�
��k�Z����d���
x#ބ7�-x+ކ��x'ޅw�=x/އ��� >��#�(>����$>�O�3�,>����"��/�+�*�����&��o�;�.�����!~��'�)~����%~�_�7�-~����#��?�/�+����߱�S��{�/���� N�"~ğ���	"�B	#�"�"�����$IO2��$�L��@D��l$;�Ar�\$7�C�|$?)@
�B�0)B��b$�'%HIR��&eHYR��'HER�T&UHUR�T'5HMR��&uH]R��'
HC҈4&MHSҌ4'-HKBZ�֤
iKBI;Ҟt I'ҙt!]I7ҝ� =I/қ�!}I?ҟ��
d D�!$�%��p2��$��hA"�E�IKƑ�d�%�$2�L!�J��42�� 3�,2��!s�<2�ē$�,$�dYL���dYNV��dYM֐�$��#�d=I!�F��l&[�V��l';�N���&{�^���'�Ar�&G�Qr�''�Ir��&g�Yr��'�Er�\&W�Ur�\'7�Mr��&w�]r��'�C�<&O�S�<'/�K�&o�[�'�G�|&_�W��C�����'�_�7�?�A��E��?uSRD1%�RF9TRE554

�ii:��f�i&��f��4�f��hv��椹hn����h~Z���haZ���h0-NKВ�-M�в�-O+Њ��L�Ъ��NkК��M�к��OІ�mL�Ц�mN[Ж4����iږ��v�=�@;�N�3�B��n�;�A{�^�7�C��~�?
��@:��Ch8J���tIG��4�F�14�F�:�����K'�It2�B-:���it:�Ag�Yt6�C��yt>��h]H�"��.�K�2����+�*����ki]G��z�B7Ѝt�L�Эt�NwНt�M�нt�OЃ�=L�У�=NOГ�=M�г�=O/Ћ��L�Ы��NoЛ��M�л��OЇ�}L�Ч�}N_З�}M�з�}O?Џ��L�Я���~�6M�?�O꥿�o���9���1�fd�aFe�q&�d�ifX�Ҳt,=��2�L,3��Y�ʲ��,��r��,�����+�
�¬+ʊ�`V��`%Y)V��aeY9V�U`Y%V�UaUY5V��`5Y-V��auY=V�5`
Y#֘5aMY3֜�`-Yk�Z�6�-e�X{ցud�Xgօue�Xwփ�d�Xoև�e�X���l̆�p6�
c��6��b�Y�dcX�f1l,�Ƴ	,�Md��d6�Yl*�c��t6��d��l6��e��|����%�El1[–�el9[�V�Ul5[�ֲ$��%��,�m`�&��ma[�6���`;�.���a{�>��`�!v�aG�1v��`'�)v��ag�9v�]`�%v�]aW�5v��`7�-v��aw�=v�=`�#��=aO�3���`/�+���ao�;��}`�'��}a_�7���l��~����~�����pwr�����=p�ǜp��\p����4<����xz��g�xf��� ��g��y����y�����y
^��y^����8/�K�R�4/���r�<��+�J�2�«�j�:��k�Z�6����z�>o��F�1o›�f�9o�[�ފ��mx[�������;�μ�ʻ����{�޼�����<��� >���|(Ƈ�|$�G����(�c�X>���x,��'��|
��Tǧ��|��g��|�����<�/�	|!O��b��/���r�����j����I|O��y
��7�M|3�·�m|;��w�]|7����}|??��C�0?�c�8?�O�S�4?���s�<��/�K�2�¯�k�:��o�[�6����{�>��G�1Ÿ�g�9�_�W�5���w�=��?�O�3�¿�o����<���?���⿹���.�'��[xP �T0��R(��iD�H+҉�"��(2��"�A"��&��"��%r�<"��'���($
�"��(&�EqQB��DiQF��DyQAT�DeQET�DuQC��DmQG��D}�@4�Dc�D4�Ds�B�!��h-ڈ�"T��E�Qt�E�Ut�E�S��E�W��E� �Ab�"��P1L#�H1J�"R�Q"ZĈ�b�/&�X1QL��a��"NL��1S���1W��E�X �B�(��b�X*���b�X)V��b�X+��:�,֋�Al��f�El��v�C���n�G���~q@��aqD��qqB���iqF���yqA\��eqE\��uqC���mqG���}�@<��c�D<��s�B���k�F���{�A|��g�E|��?⻰E��!~
��%~��#�)]�O�K��H �DK"�d�K!�TRK#���V���e�Qf��e(�dV�Mf�9dN�K�yd^�O�dAYH�EdQYL�Ⲅ,)K�Ҳ�,+��򲂬(+�ʲ��*��겆�)k�ڲ��+�����l(�Ʋ�l*��沅l)Cd+�Z��me�l'�����$;�.���&�����%{�>���'��09@���`9D�ˡr�.Gȑr�-#d�#�d���c�89^N��r��$'�)ҒSe��&��r��%g�9r��'��x�@&ȅ2Q.����T.���
�R�����V&�u2Y��)r��(7��r��*���r��)w��r��+����<(���<*����<)O���<+����(/���*����)o���+����|(���|*����|)_���|+�����(?����*���wi�T�C��^�K��>�G9�S����Wn�Q@A�VDQ�WBI��VF�Q
*�J�ҫ*�ʤ2�,*P��*�ʮr��*�ʭ�*�ʯ
����*������
V�U	UR�R�UUV�S�UUQUR�UUUUS�U
US�R�UUW�S�U�P5R�U�T5S�U�R��V��j�ڪP�N�WTG�IuV]TW�MuW=TO�K�V}T_�O�Waj����j�
WC�05\�P#�(5ZE�H5FE�h�ƪqj���b�D5IMVS����85MMW3�L5K�Vs�\5O�W�j�JPU�Z��%j�Z���j�Z�V�5j�JR�T�Z�R��QmR���UmS���S�R���W�S��
uPR��uTS��	uR�R��uV�S��uQ]R��uU]S��
uS�R��uW�S���P=R���T=S���R�R���V�S���Q}R���U}S����V��������|�vh�vi?���ڣ��i����i���Zi��N�tZ�N��tF�Ig�Yt��Yu6�]��9u.�[��yu>�_�u!]X�Eu1�����.�K�2��.���
����+�*����������k�:��������n��&��n�����ѭtk�F�ա��n�;莺�论��{螺���辺����=P҃����az��G�Qz��Бz����:F����x=A��z����hKO�qz���g�z�����z��������D�H/�K�R�L/�+�J�J��k�Z����d�^��
z�ޤ7�-z�ަ��z�ޥw�=z�ާ����>��#��>�����>�O�3��>�������/�+����������o�;��������~��'��~�����~�_�7��~�������?�/������ߵ�S��S{�/�[���0N�2~�߸��
2�C
3�#�2�����&�Io2��&��l��@d��l&��ar�\&��c�|&�)`
�B��)b��b&�7%LISʔ6eLYSΔ7LES�T6ULUS�T75LMS��6uL]S��7
LC��46MLS��47-LKbZ�֦�ikBM;��t0M'��t1]M7���0=M/���1}M?�߄�
f�d�!&�5��p3Œ4��ha"�e�M�kƙ�f��5�$3�L1��j��43��03�,3��1s�<3�ě&�,4�f�Yl���f�YnV��f�Ym֘�&ɬ3�f�I1�F��l6[�V��l7;�N���6{�^���7�As�6G�Qs�7'�Isʜ6g�YsΜ7�Es�\6W�Us�\77�Ms��6w�]s�H͆e�&]�"1qE����2k)Lޝ���ސ:�V�1-���S%���`��w!q�=G/�;a݄�J�H����lhR��eII�W�����9}�~�
V�!�5&�{m�0u�\k/�Rߍ���)jE��,\43��di�{���ɗ��ֱfVi�b�¥���������:bg3�ݣ٘�,�g���g��ܴn[���ayKZ=���A9�׎���"6{f��lg��u�Bri��M�a�^��E,/�BK�&��]۵��u����j`�)ڵ� 8�G6��R�Y��A��^G�Z��G:L�����ƥ�ny���r7�扌�G�m����k����̈��md'X�
���5Ȋ��2��gb{�
�k�IJ�zӭ�:�
s>/�lm���ު�Ļ~��a��h�*��XUnj)3	��~�C�ڎ�A�m�� {*�3�
���^\t��D�`�9	�;=��B�+�t,�?��S�M�j��V�#mlí$o�e�{����Mֶ�O,X��X_��-�y�_�$���;��֑�O[׬��)^	WZC���,�����QV?�CJU+�*]��-og��L�[����;`�����q�+&6jl�������NH��Y˒fl�{׏{''F���v:o�[�m���):��O,�q��вC��0���k���_��`g�S�;�mKO��jѰmV��t���pa���v٭��
'�0��ڶA����W,]�,Ț�h-����mݷ:�e`#��m����u@b��;,jH䀱�,Hw_z2�:�m��vB��6
�3�N�fYp뜱��~-���k��l�����:O`#�i��m!ٲg����+z��/�~�V��$��s�Z�9e�5ɂ=���d���}T�����h0{�Lk�7͉��-
�'��Ղ^P���f���Q�v�6/I��R��][��}�o��.$�;
��۩Y �Oy"lr:���x~o>o�Ւ6zc�8��v�ѳܡ�;�շ�Y��N�kA2�vʦS�)kŀ���I�Λo�乑�~
V��1
ba��L��k�V��q�V����I���S�Yp՜ѡAޙ�G4�#��	 $.b���Y��x�Z�\֫f��?��GG7�#���ljD�u�3@Ҏ��v[�آ�e��=��lܸ��a�= 
�s����o�.���NV
lj�Բ��c�W��:Z"�4�֍�qn�zD���-�	�k�[�;��޶�^�ƹC���d
L�3u�W��1�;
XmƏ�#��	���Q	�1h�;��\h-�ڂd�5jqS��լ�U�j���Q(<�ǽax���ձ��$����n���E�=��N��o�����eݲ��.[���o�zg�d�ˆ��jk�5��cVR���0�r��v�h�=a��	�>e�����v�o�����I�c�6�H��û�M�h���{'-���C�Pao�k�W�-6l�V���d����,�[��%�
�G�X�ւ�YISa��kX?%a���7���-��=��$a�J�f�Y3g%�/�wl�›�=}B�k�5r��>���	��54!l���[?��{�꤅�CG���s'X��а��M�׳�/��/��/��/��/��/��������
endstream
endobj
12 0 obj
   8721
endobj
13 0 obj
<< /Length 14 0 R
   /Filter /FlateDecode
>>
stream
x�]��n� E�|�,�E�7I$�T9/�P�|�c��������R��a��
f��;w��>��z0�=���+�+NƲ�mTx�Ү���������;;.LȾp2k��^�r�ه�荝`wi{*�w�~pF gR�Ƒe���އ!K�}�������ߛC(ӹ�'�E���~�2���8J�V��+�d���6x&x!A�9/$5q��$.%e���%i���T�ޜ7��!o��*��7�K�4ćȜ4<i�����Ĝ����5it�9R�1}���؂8�go��{�!
4�3v�X|��-.���Bw�
endstream
endobj
14 0 obj
   311
endobj
15 0 obj
<< /Type /FontDescriptor
   /FontName /SKYHIJ+FreeSerif
   /FontFamily (FreeSerif)
   /Flags 4
   /FontBBox [ -879 -551 1767 936 ]
   /ItalicAngle 0
   /Ascent 900
   /Descent -200
   /CapHeight 936
   /StemV 80
   /StemH 80
   /FontFile3 11 0 R
>>
endobj
7 0 obj
<< /Type /Font
   /Subtype /Type1
   /BaseFont /SKYHIJ+FreeSerif
   /FirstChar 32
   /LastChar 120
   /FontDescriptor 15 0 R
   /Encoding /WinAnsiEncoding
   /Widths [ 0 0 0 0 500 0 0 0 0 0 0 0 0 0 0 0 0 500 500 500 0 0 0 0 0 0 0 0 0 0 0 0 0 721 631 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 529 0 0 0 0 0 701 0 0 0 0 0 0 0 435 500 0 499 444 0 0 0 0 0 0 258 779 0 0 0 0 345 367 0 490 0 0 482 ]
    /ToUnicode 13 0 R
>>
endobj
10 0 obj
<< /Type /ObjStm
   /Length 18 0 R
   /N 4
   /First 23
   /Filter /FlateDecode
>>
stream
x�m��j�0��z����%9N��C���[�Aȋc(���Ҽ}�o)T����3#!�|�N�r1����ci
~}t^���ߚ��%>F�����,�ƍš��dh�X�$��w���Vu�F���z���XR�1�IyB�(�R��M���sv�͊'�q�P��pC��U�:�o�  '	���6i=��!^�����t��<F���ժ�u��~,������~��FSy>0���%9�[M����m���A���+�>M=����岌�Ӌs�
endstream
endobj
18 0 obj
   273
endobj
19 0 obj
<< /Type /XRef
   /Length 83
   /Filter /FlateDecode
   /Size 20
   /W [1 2 2]
   /Root 17 0 R
   /Info 16 0 R
>>
stream
x�%̻	�@���110�\
�Vdj.؄�'��c�`��
��؁hA���(�*���Ճ��ܠi4��"S(��t���	K
endstream
endobj
startxref
11918
%%EOF
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/opt/opt_share.pdf code_examples/opt/opt_share.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/opt/opt_muxtree_full.pdf code_examples/opt/opt_muxtree_full.dot
%PDF-1.7
%����
4 0 obj
<< /Length 5 0 R
   /Filter /FlateDecode
>>
stream
x��Wˎ[7��+��³�/���
�h�Md��41Ϣ)��_HW��<�1p��0i��C<<f  �e s�{H&B
��@��)����o?�_�J�$����kz�
	��a�Qв�C*c6�xE���+�!�̚09Hg;!?{��}ztջ���lw�
�H�F�'�4G�&�+��!��|K���i��f�5��{�0�a��!*J����E��V`f,�bh?^sE��9���4��2k�T���1c�y�C�4��r����GT%c��r�}a�.S%�1gz!���n�n����m�%,\�0�2�XT��Mn$6��Ϳ���Ą�yM�*i	N��B����H���
C�]b
)�ő2s�Q
Ύ
w�F�J��1��3̵�ۥ�oM#5�,�\x��>=?�MR����!.��b�
�qB�V�b{X�A��	'z�����N�$zH�I
Zg���T���Aև����b����WE��u D1w�P� ��=��1Z'$�E�K�\kQ��(�J��p"YP���`��:���v��Z�Я���:G���綝��X��',��eu���Y&3�řg��|�"���%�tu�U[�)��$1�����\1k4Z���
����
�#��U`�)!ym��+��1d:����z�� �~\f��v�3r<���(f�8N̸�D��E^|wm���%j�&�^�t�0������$h���J�2D�}|��n�����*�h��4�S���&���_ɣ�GE���v(Z_������L�L3�����<ua���eܲ�Ԣ�Zy�j#G��\[)t����`�}H��(*0)��
��X"���p�w���0Ak)�-B�
�O�m��Nt�GQ�,r/-X:|H�ئ��F=ۦ�b8��[�������K�i2��������؇8�)��2��m�P�b�X�̕���b���m�Y;���BFkۈ�j�9n���I��ʑ�����B=��62���2��I�G�4�DCN�h-��2y~n�~M�YO��
endstream
endobj
5 0 obj
   1020
endobj
3 0 obj
<<
   /ExtGState <<
      /a0 << /CA 1 /ca 1 >>
   >>
   /Font <<
      /f-0-0 7 0 R
   >>
>>
endobj
8 0 obj
<< /Type /ObjStm
   /Length 9 0 R
   /N 1
   /First 4
   /Filter /FlateDecode
>>
stream
x�3S0����8
]
endstream
endobj
9 0 obj
   16
endobj
11 0 obj
<< /Length 12 0 R
   /Filter /FlateDecode
   /Subtype /Type1C
>>
stream
x���SU���ρsV7bv'vwwaw'6غ�
�E�V�����֍�;~���ν��p}͞�k�~�{����t�\��I��իe�a�z;�.���t8eS�8R�:S�y��y���Ҽ��
^�����p8�˿>���������(�p9��M�~�K�(P�d͠!c����78{@��
����\�?.��������u����7Q����{
֯���aË�W����ݪ�h��Ġ��t��s��QÑӑ�Q��vGG�������Q�Q�Q��ޡ�NGm�`�4�9�[g�s�s����+�W�F^�B��JZ�=5%1i�Iޛ�����q�^����}�����o�2��5_���ii�^������ߧRׂ�?����U�G���c�W��O�ܷ���y��o�
�s3m9�g��M[F|^�%�Ɗ��mK-=��#0�7��5�^�v���֦�������M����ɞ�
}J�>�����">e�n�Ai7������s���7�id��M����"<�F���f�?*������f�����m���f"<��5��V���I׾$��v�X��R�Z��w�}j!�������ÿ�Ozp�����P�����K�첾X�*��q�F��s�A��nqeP��
���[v!:ݯ����ZYe�];�o�#�VZ�����c��[_��/�'�[������f�u��y�
S���} ���7逹��n��I���ntjNߴ��go�4�s7m*�.��bR�ǘ+�:|F���MA|v���iÉ���bS��:���Qߴ!D̷�����O�?��(蛖����H]~͹.����{]�Pߴ�W#�R�i��b���'�v��}Ӗ�@WZ<�Ȉ+��Ε7�N��W��|Ӗ�	�8��y�ߏV>�G=�_G��ő���i����~�z.�i��d�M""4&5p��y��S�'����c��Q�׏xG����\F,F��]87��[��-�?�q�	���tWs�p�t�r�v:�8�:�9�;:8:::9:;�8�:f9n:n9n;�8�:�9�;8:9;�8�:�9�;^8^:^9^;�;+8k9[9:G9g9c�+�����k�k���u�$�zg�s�s�s�s�s�s�s�s�s�3Źӹ˹۹ǹ׹Ϲ�y�y�y�y�y�y��ͫ�Wq�^
^%�Jy��Z��+�k�W�W�W��i���^�ʻ�w[�x�w.�����������K��K��˸|\�\����J���M�ͮ-���m�����N�.�n��^�>�~�
�A�!�-�����-�3��ݶ;������q�r�v���p/�
\�
�
��
�@

�
�/H2�� ���� �� ;�
r�\ 7��| ?(
�B�0(��b�8(
@IP
�e@YP�@EP	TU@UP
T5@MP�u@]P�
@C�4M@S�4-@K�
���
hځ���:�Π�
����	z�ޠ����`�� 
C�00�`$F�1`,B@(�@8��D0	LS�T0
L3�f�H0�s�\0��B�hb�b��x�$�e`9X
V�U`5XւD�$�� l�&�l
[�6��)`'�v�=`/���� 8�#�(8���$8N�3�,8΃�"�.�+�*����&�n�;�.���!x�'�)x���%x^�7�-xރ�#�>�/�+�����'��_�7H�:��.�B� �R� �J�����t���`F�	f�Y`V�
�A��9a.��ya>��a!X�Ea1X��
�$,K�2�,,��
�"�+�*�*����&�k�:�.����!l�&�)l���%l[�@����`{�
v��`g�v��`w����`o����`8���`���p��8����8��!0��a0F�	p"�'�)p*���Ђ3a$�g�9p.���p!���`4���p1��K`<\
�2���+�*���ka"\��z�7��p����p�w�������
x���x���	x����x����x^���x^���
xނ��xރ���>����>��������������~����~�ߡ
S��z�/���?ȁ��y#r#� B#�(b�#�$RH#�|P:�ң(#ʄ2�,(+ʆ��?ʎr��(ʍ�(ʏ
���*�����*�J�T�B�QT�C�QTUB�QTUC�Q
T�B�QT�C�Q�5B�Q�5C�Q��B�Q j�ڢv�=�:�N�3ꂺ�n�;�z�^�7���~�?��Ah0
BC�P4
G�h�F��h�ơ�ƣ0�"�4MB��4MC��d��(�B��4�C���E�E(ŠX�š%(-E	hZ�V��hZ�֠�(�CIh=JF�F�	mF[�V�
mG;P
ډv��hڋ����:����:�����:�N���:�Ρ����.���
��������n��������
z����	z�����z�^���
z�ޡ����>���������F����<�������N셽��1�#�1�3̱�+���>8���q�g™q�g�~�g�9pN���yp^���pA\�EpQ\�%p.�K�Ҹ.������+�ʸ
�������k�ڸ������
n��Ƹ	n����n�[��8��mq;�w�q'�w�]q7���=q/���}q?��� <�!x(���`<�ģ�h<���p��q�x��'��x
�����x��L�g��x�����x
^���"�cp,^�������/�+�J�
��k�Z����$�'�
x#ބ7�-x+ކ��8�Ļ�n�����~|ć�a|���q|�ħ�i|����y|
_ė�e|_���u|�ķ�m|����}�?ď�c�?���s��į�k�����{�
ğ�g����wl�T������i�q'�"��E�H��J�DI�������$�H2��$�J�?�O��$'�Er�<$/�G�� )D
�"�()F��$��$�HiR��%�HyR�T$�HeR�T%�HuR��$�HmR��%�H}Ҁ4$�Hc҄4%�Hs҂�$�HkHڐ��iO:����L�����Nz����M�����O��dL��2�#�I0AF�Qd4Cƒq$����$���2�L$��d2�L%��t2�Xd&�$��l2��%��|��,$Qd�&1$�,&qd	�'KIYF��d%YEV�5d-I$�HYO����l"����l#���Bv�]d7�C��}d?9@�C�09B��c�89AN�S�49CΒs�<�@.�K�2�B��k�:�An�[�6�C�{�>y@�G�1yB��g�9yA^�W�5yCޒw�=�@>�O�3�B��o�;�I*�A~�E~�4�:��zQo�n
(��bJ(��r*���jj�MG}iz��f��hf��f�٨���i��梹i����i
Z���iZ���i	@K�R�4-C��r�<�@+�J�2�B��j�:�Ak�Z�6�C��z�>m@�F�1mB��f�9mA[�V�5
�mh[ڎ��hGډv�]hWڍv�=hOڋ��}h_ڏ���@:��AtJ���4���#�(:���c�8BC�xF�i�@'�It2�B��it:�A-:�F�Yt6�C��yt>]@�(��F�K�8���ӥ4�.���
��������&�u4����t�H7��t�J���tM�;�.���{�>����!z��G�1z���'�)z���g�9z�^��%z�^�W�5z�ޠ7�-z�ޡw�=z�>��#��>�O�3����/�+����o�;��~��'��~�_�7���4���?�����i���ɼ�7s172�0#�2�8L2�43̇�c�,=��2�L,3�²�l̏���,��r��,�����+�
�¬+ʊ��`%Y)V��aeY9V�U`Y%V�UaUY5V��`5Y-V��auY=V�5`
Y#֘5aMY3֜�`-Y+֚�6�-k�ڳ�#��:�.�+�ƺ��'��z�>�/����
l �� 6�
e��p�F��l�ư�la�l<c�,�M`�$6�MaS�46��`��"�,6��as�<6�-`Y[ĢY�e�Y[���R�����l[�V��l
[��:��ֳd��md��f��me��v�����l�����l�����;̎���;�N���;�ΰ��;�.����̮�����n�����������{̞���{�^���{�ް��{�>����̾�����l��~����~��,�����^ܛ���9�N9�.�����q_��g�y&��g�Yy6���yv����xn�����x~^��xa^���xq^��/���/�+����̫���k����������ơ�o�[�o�yޖ���yޑw�yޕw��yޓ��yޗ����>��y‡�a|8�#�H>���c�X>���P>���p�'��|�̧�|��gp���|����|����<�/��<����<�/��|)O���r�����j����|O��y2��7�M|3�·�m|;��S�N����{�^�����A~��G�Q~��'�I~���g�Y~����E~�_�W�U~�_�7�M~���w�]~����C��?�O�S��?�/�K����o�[�����G���_�W���6O�?�O���o����p
/�-\�-��	,���	.��B	-��鄯H/2��"��,���"���"��!r�\"��#�|"�( 
�B��("��b��(!DIQJ�eDYQN�DEQITUDUQMT5DMQK�uD]QO�
DC�H4MDS�L4-DK�J����h+ډ����(:�΢��*���)z�ޢ��+���b�(��"HC�01\�b�%F�1b�'BD�/�D���D1ILS�T1ML3�%f�H1K�s�\1O��B%�h#b�b'��x�T$�eb�X!V�Ub�X#֊D�N$��"Yl�&�Yl[�6�]�)b��%v�=b��'���8$�#�8&���8%N�3�8'΋⢸$.�+⪸&��⦸%n�;⮸'��x$�'�x&���x%^�7�x'ދ��$>�/��&�[�����_�H�C:����.�@B�$�DR�$�BJ���F��t�W��dF�If�YdV�M�I�]�9e.�[�ye>�_�e!YX�Ee1Y\��
��,%K�2��,'��
���$+�*���&�����%k�:���'����l$�&��l&����l%[�@�F���d{�Av��dg�Ev��dw�C���do�G���d9@���`$�ȡr�.��9R����9V��!2T��a2\F�	r��$'�)r��&��Ғ3e��%g�9r��'��r����d����r���Kd�\*�2�\��+�*�Z��ke�\'��z�,7ȍr��,�ȭr��.w��S��W���
yP���yT���	yR����yV����yQ^���yU^���
ySޒ��yWޓ���P>����T>����R�����V�����Q~����U~�ߥ-S��Sz�/�[��?ʡ��Ky+�r+��B
+��b�+��RJ+�|T:�ҫ*�ʤ2�,*�ʦ���ʮr��*�ʭ�*�ʯ
����*������*�J�UR�R�UUV�S�UUQUR�UUUUS�U
US�R�UUW�S�U�P5R�U�T5S�U�R�R�U�j�ڪv���:�N��ꢺ�n���z�^�����~����Aj�
RC�P5L
W�j��F��j��Ʃ�ƫ0�"�5QMR��5UMS��e��*R�R��5W�S���PE�E*ZŨX�Xũ%*^-U	j�Z�V��j�Z�֨�*Q�SIj�JV�F�ImV[�V�MmW;T�کv��j�ګ����:����:�����:�N���:�Ω�ꂺ�.��ꊺ����ꆺ�n��ꎺ����z����z�����z�^���z�ީ����>���������V����<�������N����K�5�P#�5�T3͵�R+���>:����u�Qgҙu�Ug�~�_g�9tN�K��yt^�O��tA]H�EtQ]L�%t�.�K�Һ�.���򺂮�+�ʺ�����꺆��k�ں��������n��ƺ�n���溅n�[��:P��mu;�^w�u'�Yw�]u7�]��=u/�[��}u?�_�� =X�!z����`=B�ԣ�h=F���t���u��z���'��z������z���L�g��z������z�^���"�ct�^�������L/�+�J�J��k�Z����$�^'�
z�ޤ7�-z�ަ��:E�Ի�n�G����~}@ԇ�a}D���q}B�ԧ�i}F����y}A_ԗ�e}E_���u}C�Է�m}G����}�@?ԏ�c�D?���s�B�ԯ�k�F����{�Aԟ�g�E���wm�T�C���K��i��q��2��e�h���j��Fi��������&��h2��&��j�?�o��&��er�<&��g���)d
�"��)f��&��4�LiSƔ5�LyS�T4�LeS�T5�LuS��4�LmS��5�L}��44�Lc��45�Ls�´4�Lkhژ���io:�����l������nz�����m������o��f�l��3�3�M�aF�Qf�cƚq&Ą��&̄�3�L4��d3�L5��t3�Xf��4��l3��5��|��,4Qf��61&�,6qf��7KM�Yf��f�YeV�5f�I4�L�Yo����l2����l3���bv�]f��c��}f�9`�C�9b��c�9aN�S�9cΚs漹`.�K油b��k溹an�[涹c�{�y`�G�yb��g�ya^�W�ycޚw��`>�O��b��o滱M��a~��e~�4����������q��}��A>�X���zčX�".n�����2+
%�J�{bO`=?���V�[���mz�Q��n�}�����
��Ա�~tP��
���HLZ�,1q������&aA��_���`xx��(�^+���ڃ�Է#=��[��-��̍�M����nc�E�u��U֪ܩh���in��f�����q�n1~Bgy&Zv%�����-7�[և
7sY��VO�����w:�
[��:�D��eyz�
s7��
�0���������[�f�̉F�ll�Z�
�
�7�
����8���CjC{��<k�Բ�{2���
>-�l�lW�1Ou?�Y?<��(ܪ�~5�V����MC�!�;p����Oۇ.H�gB;��;œ�C��8��=&�[��
Ov�إ�����N�v�j�X���
�=}�Y��bb�Mֶ~�-ZOo[��{��z2^F4�n)�!���ͧ��֍��VZ#�~#-������@�sru+�*��ʁ,O7��\�S���4�7�nEL	��<�<#=��a��œ�(kY�m�P�g�h�gz\�[O.dg�<5�V����S�h�x<�]d�@�h�G��?[�t����u�R���K��%�<0�͒�۬d+aц�h6%�B��bR��6�C�	�E��o�t��	K��[��Y1huҲ�{Wn��zT;��my�Z�L6<4h�H�a�N�[Ƿm�y
�S"��tm����3g[�,�u��n��Á�߱3~���\���*�_�y�Q�ݲ{�[�*{�ǻC��m:/_�G=�o���lb�Q�6��ݡv��-,T��~>|���F+:|ao4w�{~В1	Z�,~��ڻ�z�=�������w�Z�3c�5�B}&F��R���8�oDñh�?s�5�B�Dt������D�����=9=鮗����X��&�F
!-��-m��k7���������OT���3�,�j������j�r
�����Ȑ(k�7@�nױ�JYַ��g�Z�����B��X�bfH�u
�s`��KvY��!��=}��b���P��F�E�_�Zwh��'��5��m�|��~�[[]���r��u}R����/�U��p���N�Q���7����ԴEV;�	��j��Q=$o��o{��=�bB�N�3V�����k��
�Un�t7ݷtc�����C�����I�����y�3Q��G\?#v����'�xʻw��
��� �9����y��K�m[>�dwϞ9ٚl��4����S,h���y��m����:qq���
!0q���V�5b��^�k/�e��Q���O�������!;7���v/JZ�p�,���O�oM�1y�$T����1S��(kI��(��=��>,�3z6�W�]��
�������t;�����?��������7�/b-X
endstream
endobj
12 0 obj
   8381
endobj
13 0 obj
<< /Length 14 0 R
   /Filter /FlateDecode
>>
stream
x�]��n� E���L�߸�R�l��Cu�
�]�#L��
�R���{f��?�F{�>�*�8i�m��I�+��@Q���ߣ��e��u�y�7OKo�8��f�y���E�WzD�ޝ"�͌�K7���f�-d<� *� �^G�6.�Y{E�k�/���[�2�Ez�\mv��F3�<ȧI��h��:���
g�@�����u�2q)�7U���:rY�UʯB>S�G	�m�m?'~>��s
��_��EN�X��R-j�I۞���sx�Mޜ#��b�B����<�j�*�_5؏�
endstream
endobj
14 0 obj
   303
endobj
15 0 obj
<< /Type /FontDescriptor
   /FontName /SQADVS+FreeSerif
   /FontFamily (FreeSerif)
   /Flags 4
   /FontBBox [ -879 -551 1767 936 ]
   /ItalicAngle 0
   /Ascent 900
   /Descent -200
   /CapHeight 936
   /StemV 80
   /StemH 80
   /FontFile3 11 0 R
>>
endobj
7 0 obj
<< /Type /Font
   /Subtype /Type1
   /BaseFont /SQADVS+FreeSerif
   /FirstChar 32
   /LastChar 121
   /FontDescriptor 15 0 R
   /Encoding /WinAnsiEncoding
   /Widths [ 0 0 0 0 500 0 0 0 0 0 0 0 0 0 0 0 0 500 500 0 0 0 0 0 0 0 0 0 0 0 0 0 0 721 631 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 529 0 0 0 0 0 701 0 0 0 0 0 0 0 435 500 444 499 0 0 0 0 0 0 0 0 779 0 0 0 0 0 0 0 490 0 0 482 471 ]
    /ToUnicode 13 0 R
>>
endobj
10 0 obj
<< /Type /ObjStm
   /Length 18 0 R
   /N 4
   /First 23
   /Filter /FlateDecode
>>
stream
x�m��j�0��z���K�c�i��!�R
!�-� ��1�Hri޾�v\
�m>���H&��LA��k���s��#����3���<.P8�:���m�dE1l��zC�э��K��Hn!t����Nw����u�b1�q�Cc۝�D	�I)��Ɖ[��99�f��rЎb�w�AU���d�*[�M�@m������}�<�"��c�t?;��.z���!���<���1t�o#,������!�t�<כ0F��:�O[O�j�S��`?��s�
endstream
endobj
18 0 obj
   273
endobj
19 0 obj
<< /Type /XRef
   /Length 86
   /Filter /FlateDecode
   /Size 20
   /W [1 2 2]
   /Root 17 0 R
   /Info 16 0 R
>>
stream
x�c``�������
D01��3002�300�D��85=A�;��q�ZoA�bF�� b5��&�p���"�u@Jt��

endstream
endobj
startxref
11402
%%EOF
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/opt/opt_muxtree.pdf code_examples/opt/opt_muxtree.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/opt/opt_merge_full.pdf code_examples/opt/opt_merge_full.dot
%PDF-1.7
%����
4 0 obj
<< /Length 5 0 R
   /Filter /FlateDecode
>>
stream
x��W=oG��W�HqW��N
A)].+�a�q
#�������$��i���<���P;.	>��:B-ž��Ô
�c��~�7���vo;��ݻ�@H��1�/P��y�c}vB7��@#8�;���h�1c���ܞ?u�#��G��wlHDb6{2�AR4��c��iG;��S�y��?w?����J`��P��et���M�X<Н^���b\���^q%�í�P�C*��n�OD�y��Sx#�L�����m~�rlx�~�����Z�#�������M��-��c�^T�����#� ��]��"��V�xT\�ȫ�L�ë¬Z�9+�!���fv.U��RS�����dphA�1$�f�=]�t�S�ۤ�j`��eZ1ݬSV��P�u��VV���kB���XYʷ�*��Z����FEU��yE�*a*M�%�B�n`.Hـ�0d�`c`M�-%)�&�\1�׮Qԓ�.㮋v��z���	�|�N�<���h�T�>���Xg������v
����^[,���N`nMʂ���T�/u������uA+\���S%'̆��S{���ܚ2�͘q��̀�K�����>���i���NU
;j�ٍPSd�Co	��-U�	�Yؒ�g�s�Vn7N�k�}�Q)�X�+��S/�g7�RM�1�}C_{�hm_;����,��k9��.�`�Y}��W?8������ɚu�d:�VNZ��'�.ֹH˕���#�z���/�M�+m~�*��Y���9J�g4���xݒ�eH�2e�
)�G%�Y�5լs��H+_�1�����j!,q���8����NqKI�������?�!|
endstream
endobj
5 0 obj
   851
endobj
3 0 obj
<<
   /ExtGState <<
      /a0 << /CA 1 /ca 1 >>
   >>
   /Font <<
      /f-0-0 7 0 R
   >>
>>
endobj
8 0 obj
<< /Type /ObjStm
   /Length 9 0 R
   /N 1
   /First 4
   /Filter /FlateDecode
>>
stream
x�3S0����8
]
endstream
endobj
9 0 obj
   16
endobj
11 0 obj
<< /Length 12 0 R
   /Filter /FlateDecode
   /Subtype /Type1C
>>
stream
x���UP���/�٫{�؂݁��݅�]���"��l��0�����c����S3�����^�5��Y�z����n��A����4���l6��f�UL�iK�eO����H�����Ы_�`n��vU���o�q���m6�dv;��s�o�2~���*��8|LР
C��������e����������f���_��-���[Q����<}B��\����l�W�:�����{L��Vǖϖ�m�l�mUl����ζ.6�a����l�l������u��=�G�zI~�&'&�ʴ)%����Mc�JN��}ص+��W�6?���g���Z��㕾������s�
�ߑ�
�"�r/�:��mu�5�<t���z�{�����v�*暽�+c%�|��T���3�|�=�?�+�K�Z�q������q�S;\������r|qM�RŅ=˧>s5�ʸ�<+d�f��2n1�]7���;�W�
����+����kL��[	�?�eJ��t��&��5�����h/���..�zĽ{�/9�_�w�΂N��5��4Rn�S�+����Y.Sa��v��f`ϻ����@b\4(�gLŅ��f��ǵjgU$����*]c���n�ty)��~��y�u���Vs������ߚb�AO���/�2>1���:��#�Uq�}�W�#��m�WF,�K��X��+.
��]Ǿ8����H���n���a����ı!u�W�ǿ�QI���߃n=r�>s�ʥU��X��AFS� w���1vW>w��@�������-�]�;\�2��X����}1r������@{Z��{y3Ǣ��'�%x�y�-������J��;[�lmlmm�l�m�����N����n�����ٶ۶;���{������G�Ƕ'���g�����W�׶7��v_{{={;�P{�}�}�}�}�}�=��ޞh�`O�o�o�o�o�o�o�o�����'���������S�����G�G�����'�'����g�g��<�y�(�Qң�Gi_�2�<,��	�<>y|v�ttptttrtvtqtutstw�p�t�r�v�q�u�s�wptrvqus8�#A�`G�c�c�#�1�1���wD8�9"�Q�	����
yA>�A!P
EA1P�%A)P��2���@yP
T�@ePT�@uP��@mP��@}�4�@c�4�@s���@k���@{�:���������z����
�������`���`�`8
�@0
#�(
F�1 �� ��`<��D0	LS�T0
L3�f�Y`6��y`>X��B�,K�R��X�ā ���j���@X��6�M`3���m`;�
v�]`7H{�^��)�8���8
����8	N���8΁���.���
�
�����	n�������
x���	x
����x	^���
xށ���>����
�����	\ ��_�
��o�
�@�C�B� �R� �J���:a&�	3C/�f��`v�愹`n�
}`���a
X��aX��a	X����/,�`YX��`EX	V�U`UX
V�5`MXֆu`]Xև
`C�6�M`S�6�-`K�
��m`[������;�ΰ�
����	{�ް����p��p
����0�8���p4��X#�8	��(8
N���d8N���t8Zp&�g�9p.���0.���b�.�1p���a\
��J�
��k�Z�&��0n�Ip#�7�-p+���p'�w�d����~����<����<O���<
����</���������o����
��������|����|_���|
����|?������������Sa��0����!;�@DaDEq$�D
id�eB�(3�BYPV�
eG9PN��F���AyQ>�@Q!TAEQ1T�@%Q)T��2��E�PyT
UD�PeTUE�PuT�D�PmT�E�P}�5D�Pc�5E�Ps��D�Pk��E�P{�:���ꌺ����z�����������h����h
@�h8��P0
A#�(�F�1(�E�(�C�h<�B�D4	MFS�T4
MG3��f�Yh6���yh>Z���B�-FK�R���X�š(�D��j��E�PZ����6�Mh3ڂ��mh;ځv�]h7JF{�^��G)�:����:�����:�N���:�Ρ����.���
��������n��������
z����	z�����z�^���
z�ޡ����>�����������\(��_ȍ��o���`�c��C�0�S�0�K���;q&�3c/�g��pv��Ĺpn�}p����q
\…q\��q	\�¥�/.��pY\��pE\	W�UpU\
W�5pM\��up]\��
pC�7�MpS�7�-pK�
��mp[������;�θ���{�޸����x���x������8�<�¡x4���X�#�8���(<
Oē�d<O���t<[x&��g�9x.����8/ċ�b�/�1x���q^���J�
��k�Z�'��8o�Ix#ބ7�-x+ކ��x'ޅw�d�����~�����>����>�O���>����>�/����������o�������������~����~�_���~����~�?������������؅Sq���8����;� $�`B%�p"�$�hb��d"�$3�"YHV��d'9HN���&�ć�!yI>�� I!R�!EI1R�� %I)R���2ď�%�HyR�T$�HeR�T%�HuR��$�HmR��%�H}Ҁ4$�Hc҄4%�Hs҂�$�Hk҆�%�H{�O:����L�����Nz����M�����O��dL���d	 �d8A�H0	!#�(JF�1$��%�$��#�d<�"�D2�L&S�T2�L'3�Ef�Yd6�C�yd>Y@��B��,&K�RC��X��đ$��$��j���%�HYO��D6�Md3�B��md;�Av�]d7I&{�^���')�9H���9J����9IN���9KΑ���H.���
�J�����In����K���
yH���	yJ����yI^���
yKޑ���H>����J�����I\$���_�M��o�A�P�SꠀB�(��R�(��J����:i&�I3S/��f��hv��椹hn�M}h����i
Z���iZ���i	Z�����/-C�hYZ���hEZ�V�UhUZ�V�5hMZ�֦uh]Z�֧
hCڈ6�MhSڌ6�-hKڊ��mh[ڎ�����H;�δ�J����I{�޴�K���tH��tJ��H��4��:����t4C��XN#�8I��(:�N���d:�N���t:�Zt&�Eg�9t.�G��4�.���b��.�1t���i]A��J����k�Z��&��4�n�It#�D7�-t+�F��t'�Ew�d�����~�BЃ�=L�У�=NOГ�=M�г�=O/Ћ��L�Ы��NoЛ��M�л��OЇ�}L�Ч�}N_З�}M�з�}O?Џ��L�Я��NП�ESi�E�4�����1;�`d�aFe�q&�d�if��eb�,3�bYXV��eg9XN���f�̇�ayY>��`Y!V�aEY1V��`%Y)V���2̏�e�XyV�Ud�XeV�Ue�XuV��d�XmV��e�X}ր5d�Xcք5e�Xsւ�d�Xkֆ�e�X{��:����̺�����z�������������l̆��l`�l8��X0a#�(�F�1,��e�,��c�l<�b�D6�MfS�T6�Mg3��f�Yl6���yl>[���B��-fK�RÖ�X��ű,��d��j���e�X[����6�Ml3�¶�ml;��v�]l7Kf{�^���g)�;����;ʎ���;�N���;�α����.���
�ʮ�����n��������
{����	{ʞ���{�^���
{�ޱ����>����ʾ�����\,���_����o���p�s���C�8�S�8�K���;y&��3s/��g��xv����xn��}x�����y
^��y^���y	^��⥹//��xY^���xE^�W�UxU^�W�5xM^���ux]^���
xCވ7�MxSތ7�-xKފ��mx[ގ������;�μ�ʻ����{�޼�����|���|ʇ�ȇ�<��>���|4���X�#�8���(>�O��d>�O���t>�[|&��g�9|.����<�/��b��/�1|���y_���J����k�Z��'��<�o�I|#��7�-|+�Ʒ�|'��w�d������~�����?̏��?�O��?����?�/����̯����o������������̟���_�������?����̿�������Sy���<������	��
H`ALp!�Jha�Sd�"��YDV�Md9DN�K���G�yE>�_E!QXEE1Q\�%E)QZ��2�O��DyQAT�DeQET�DuQC��DmQG��D}�@4�Dc�D4�Ds�B��Dk�F��D{�/:�����,������.z�����-������/��b�,���b��b�!�D�#�(*F�1"L��"B��b���D1ILS�T1ML3�%f�Yb��#�yb�X ��B�H,K�R#��X�\ĉ"^���j�F��D�X/��$6�Mb��"��mb��!v�]b�H{�^�O�)�8(���8*����8)N���8+Ή�₸(.��⊸*���↸)n��⎸+���x(���x*����x)^���x+މ���(>����*�����)\"U��_�-��o�!�H��K�@B�$�DR�$�BJ���F:e&�)3K/�Ef��dv�C改dn�-}d�W��e
YP��eYT��e	YR�����,#�dYYN��dEYIV�UdUYMV�5dMYK֖ud]YO֗
dC�H6�MdS�L6�-dK�J��md[�N������(;�β��*���){�޲��+���r�(��r�*��(��2H�9R���r�#��X.#�8)��(9AN���d9EN���t9CZr��%g�9r��'��2Z.���b�D.�1r����e�\!��J�J��k�Z�N&��2Qn�Ir��$7�-r��&��r��%w�d�G���~�"ȃ�<,�ȣ�<.Oȓ�<-�ȳ�<//ȋ�,�ȫ�.oț�-�Ȼ�/ȇ�|,�ȧ�|._ȗ�|-�ȷ�|/?ȏ��,�ȯ��.ȟ�%Se��%�2]���)��PTHaEULq%�TJie�SeR�*��RYTV�MeW9TN�K�V��G�QyU>�_PU!UXQEU1U\�P%U)UZ��2�O�U�TyUAUT�TeUEUU�TuUC�T�TmUG�U�T}�@5T�Tc�D5U�Ts�B�T�Tk�F�U�T{�:����ꬺ�����z�������������j�����j�
P�j���T�
Q#�(�F�1*L�U�*B�S�j��R�D5IMVS�T5MMW3��f�Yj����yj�Z���B�H-VK�R���X�\ũ*^�T��j�F�U�T�Z����6�Mj�ڢ��mj�ڡv�]j�JV{�^�O�W)�:����:�����:�N���:�Ω�ꂺ�.��ꊺ����ꆺ�n��ꎺ����z����z�����z�^���z�ީ����>�����������\*U��_ʭ��o���h��k��@C�4�DS�4�BK���F;u&��3k/�Eg��tv�C�Թtn��}t�W���u
]P҅u]T��u	]R�ҥ��.��tY]N��tE]IW�UtU]MW�5tM]K��ut]]O��
tC�H7�MtS�L7�-tK�J��mt[�N������;�κ���{�޺�����z����z�������:H�=R�ҡz����X�#�8���(=AOԓ�d=EO���t=C[z���g�9z�����:Z/ԋ�b�D/�1z����u�^���J�J��k�Z�N'��:Qo�Iz�ޤ7�-z�ަ��z�ޥw�d�G����~�����>�����>�O���>�����>�/�����������o��������������~�����~�_���~�����~�?������������ڥSu����:]�������04�`C5�p#�4�hc��d2�&��2YLV��d79LN���6����1yM>��0M!S�1EM1Sܔ0%M)S���2�ϔ5�LyS�T4�LeS�T5�LuS��4�LmS��5�L}��44�Lc��45�Ls�´4�Lk�ƴ5�L{�o:�����l������nz�����m������o��f�l���f�	0�f�a�L�	1#�(jF�1&̌5�&Œ3�f��2�D3�L6S�T3�L73�ef�Yf��c�yf�Y`��B��,6K�Rc��X��ę&ެ4��j�Ƭ5�L�Yo��d6�Mf��b��mf��av�]f�I6{�^���7)�9h���9j����9iN���9kΙ�悹h.��抹j���憹in��掹k���yh���yj����yi^���ykޙ���h>����j�����i\&դ�_�m��o�a�8mN����p't"'v'u2'w
�t*�v�ә������rfqfufsfw�p�t�r�vz;}�y�y�����������E�E�Ŝŝ%�%�������2��7��'v�ձ��}�
�VZ�$iobʩ�����n���\+��t?�]�ݱu߱K)'�[�}�ż����!
+G&&�Z���&�����Ç��w�V������p��\m�؅�~b���8���׊�ۗ-�c?���%���:�ƪhU�V��q7p��"SsXG]��ͅ�ی���"���|�z�-���������5�]b|W��w�gGF�IܳRχZ�鑰��pDx��d��s��$��Z<{��%d���b�������GXVP�D�d�k
�.�Jpw�+�;kB���o����ra�~'ܵ��{�h�h���Vm��
[�Ǎ�4���������l�|x��$�L�������f��n�w����c��w��]����(��v���8�;�
���DN'���Q�"� 8~��Xk��2q���$νq4�?=6�;?qeu���u�U.*�w*�:��fE,�n���*�O�HXqp�w�Yr�������Ӈ�vX>j��Ɋ_�yY��""��[$d��dW�)�x�;7Y�ju���>V��Xk)Y��rGʺ���-��trg�o�m�[C�L8a�ExP��S>�ɝ[\2��)�`�1]":G��x��9�|�숞��'}�x�=W�/.W~�����w����΄o߷�Н�����Ҵr���xs�*|�Z�̘nM�Ȁ����X����60�i�̜g-�����>n_�/i��>q�Rn����|����瘵mŦ}�)���siL�q�pJWwҳ�����f�,�g������IA�|.Z��q �R�%���W�&1��8iل�>����M"�����5N^:u���Z3�,����N�� �����µ��­a�ݺ�E���r�L-jŸ?Y��l����Ĝ����rǥ��S��ԕs�^s��������?����?����?�����N�
endstream
endobj
12 0 obj
   7784
endobj
13 0 obj
<< /Length 14 0 R
   /Filter /FlateDecode
>>
stream
x�]�ˊ� E�~E-{�yuB�Cz��<�L��JZ�1f�����PN��­��ݭ3��t���è�r�.��Nڐ���?�x�YXB����ǹ3�B���^������
_���i3������o�����CF8�#�훰�bF��|���~�����{�E��I.
W+$:a&$,�8�q������a���s,��V%�"�NXQE.*NX�4e�ԩ_����r
��-��N\n��	�F$1�&�
{}�An�q�q�0�6�������4j��
endstream
endobj
14 0 obj
   280
endobj
15 0 obj
<< /Type /FontDescriptor
   /FontName /AJXIWT+FreeSerif
   /FontFamily (FreeSerif)
   /Flags 4
   /FontBBox [ -879 -551 1767 936 ]
   /ItalicAngle 0
   /Ascent 900
   /Descent -200
   /CapHeight 936
   /StemV 80
   /StemH 80
   /FontFile3 11 0 R
>>
endobj
7 0 obj
<< /Type /Font
   /Subtype /Type1
   /BaseFont /AJXIWT+FreeSerif
   /FirstChar 32
   /LastChar 122
   /FontDescriptor 15 0 R
   /Encoding /WinAnsiEncoding
   /Widths [ 0 0 0 0 500 0 0 0 0 0 0 0 0 0 0 0 0 500 500 0 0 0 0 0 0 0 0 0 0 0 0 0 0 721 631 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 701 0 0 0 0 0 0 0 435 500 0 499 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 471 417 ]
    /ToUnicode 13 0 R
>>
endobj
10 0 obj
<< /Type /ObjStm
   /Length 18 0 R
   /N 4
   /First 23
   /Filter /FlateDecode
>>
stream
x�m��j�0D������%�q��C�L�[�Aȋc(�����}����<���H&�H�!w1�;$��e���x�k�k*�+b��1���m�dJ���Uo�aet�,d$�#��-�οp>�����YW���G:4�=�@X�"�H)����w[���p�͊'�q�Ў�pC��U�>�o\! ����vi�j��f�?9�wȲAz��J��ӭ�/s��+��iVy	~�����t�R��3y�;C��Yכ0E���:�O[?����b?��s�
endstream
endobj
18 0 obj
   273
endobj
19 0 obj
<< /Type /XRef
   /Length 83
   /Filter /FlateDecode
   /Size 20
   /W [1 2 2]
   /Root 17 0 R
   /Info 16 0 R
>>
stream
x�%�1@@D�?�
�(A�U�ø��8�D�
��L4/?SPJ�
o-(��j�l.���P��4tf�_d��
J|,L

endstream
endobj
startxref
10606
%%EOF
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/opt/opt_merge.pdf code_examples/opt/opt_merge.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/opt/opt_expr_full.pdf code_examples/opt/opt_expr_full.dot
%PDF-1.7
%����
4 0 obj
<< /Length 5 0 R
   /Filter /FlateDecode
>>
stream
x��V��7��+x��>�!)���5�C[_� � �$�
����if<��n��s�)P�{o�'2��:�9�ω0Wa+@h���Te����g�	����&���cz�
	�&&���a��T�R3�C	�PB1�3�S�4g*M%Ҝ��C�X�H�#���/�aH�HD�:�?��
e�b%���ݎv�wi�z{���.ę@	
��4�rw&�
V0����՘\�\G`3,6���B�\���Qx���
�"fx]�ѹw���v/7�m96�}ux�v��*!�cd�px;��m�6�{�e.������\jm��b~��{�Эc�l(.c����s��\�*�������/H�k���]	�0�J��B���*z���lڧs�H�z&,�0�:x�
��CVA����O�/��z
���3��M��z���k,z�3p�5��:�����9®�*�о�/�A.�çm���/{ٌ�l����9���=Vr��{��
�2���ZQ{��ȩ��k��h����e���F��a�6�Ł�`�����Zc�8z�D�����C�H���/��S���y���d$�����#}8:��D��Ԣ�Μ2��������[.�G��'F�oW]��}�Y����y)ż`y�OS8;�ֺ��0�1� ���j|�J
����=��`����o�+�;����y\��k�˱���bb�ч�M=eT�6?���ރM��p��(L+�����h�,Z�/i�o���> 2�ۧ��tA�L
endstream
endobj
5 0 obj
   781
endobj
3 0 obj
<<
   /ExtGState <<
      /a0 << /CA 1 /ca 1 >>
   >>
   /Font <<
      /f-0-0 7 0 R
   >>
>>
endobj
8 0 obj
<< /Type /ObjStm
   /Length 9 0 R
   /N 1
   /First 4
   /Filter /FlateDecode
>>
stream
x�3S0����8
]
endstream
endobj
9 0 obj
   16
endobj
11 0 obj
<< /Length 12 0 R
   /Filter /FlateDecode
   /Subtype /Type1C
>>
stream
x���WV]���X�s�؂݉��]�݅
� رlAQ1[�����[� ���}�>g�`{}���9�����9��p:��~`߾m���p���p8*�dw��p��t���S��twھ�կ� ��Ḧ��	��ߛ��ZN��]:��p:i�K�-�W�ϯ|�:Æ�
�@p.�R�����2��ܿ���+��ҥ��_�����'Q�a
��z�kd�������v8x�Z���;��_��qGmGG^pdp�w�vTvx9Z8:9:;���t�s8f8.8{:���ۜ'���\��`���~�$'$�̐�?����Mb�J������3��w��0톷W���tj�J��N[��L�z�)u��ﰴ��aHzO<��eu�5��?���z��w�j�u;}���N_I�^��Qo-�;�H)7ڙ��;�M�`Gz�ߥ�����r��v;j˘�l�{ڗ�6�*���n�~�z�O�M���ߢ^;�oR�%O^������;��?�ר����S~�ː3�Ʒ$���u�PJ��U�`g۫.�lB^������x2�S�v�?���&=E�Xqm��Ͳu�$��,�g!���&��[��n80�GL�H|v`S�aZ��*`�^��F���XG��.G�M���^�_��n5���W-��)�i|⶛���N�D�g���v@��6;�\s����c�D��h*=����v��)�k������)ռ�C��g�wz�����r�}�;�Aj���~+e�
�8{����������bR�b'�p�]����Ȕ<��Ө�����|�*=���G)b�vO6��aTz�[	)��������E	��
T�F��G�ݢ�'`>J�_ؿ���2�6�������p��S���E",���…���saq)������֎6���vG{GG������������1�q�q�q�q�q�����������������������������Y�Y�Y���9�9�9��\�\�\�w�w&878��I�M���-έ�m���Ν�]�d�n��^�>�~�
�A�!�a��Q�1�q�	�I�)�i��Y�9WWQW1WqW	WIW)WiWO��vŻֻ\\�����������O�Ϯ/���o����.ە�Ju�ry\i�߮tw>wgwoww_w?w��@�
�a��Q�1�q�	�I�)�i��Y�9�y��1�d6�C�c�1�aAF�1�e�6�c�q�x#�5&aF�1јdL6�S�i�tc�1ӘeX�lc�1טg�7�EF�i,6��%F�c,5b�e�rc�g�4V��5�Zc�o�7�
F���H26��-�Vc����a�4v��nc����g�7�C�a�q�8f7N'�S�i�q�8g�7.�K�e�qոf\7n7�[�m�q׸g�7�G�c���xf<7^/�W�k���xg�7>�O�g����f|7~?
�H1R�_��H3~���N�n` @(`�
$P@d^ #��@f�d�@v��>���A���A
P�AP�A	P���(ʂr�<�*�J�2���j�:�
j�Z�6��z�>h�F�1h��f�9h
Z�V�5hڂv��@G�	t]@W�
t=@O��}@_���@0C�P���`A ���h0���xB���D0	LS�T0
L3�L0X`6��y`>X�E D�� 
,
� ,�`XV�8�������`=H@"���&�l
[�6��;�.�v�=`/���� 8�#�(8���$8N�3�,8΃�"�.�+�*����&�n�;�.���!x�'�)x���%x^�7�-xރ�#�>�/�+����'�A
H����� ���.�B1$�B9PB54a�3Bo�	f�Y`V�
f�9`N�}a.��ya>��a!X�Ea1X��%a)X��2�,,��
�"�+�*�*����&�k�:�.����!l�&�)l���%l[�6�-l�a{�
v��`g�v��`w����`o����`8���`8�
pG�@��H8
��c�X8��!0N�a0N���d8N���t8΄��g�9p.���p!\#`$\��
c�R���p��+�*���k�:���
&0	n����n������p7���}p?<�C�0<��c�8<
O�S�4<��s�<�/�K�2���k�:�
o�[�6���{�>|�G�1|��g�9|
_�W�5|��w�=�?�O�3���o�;�
B��T�z`�
���@N�Bnd � B#�(b�#�$RH#e@^(#�F�Pf�eE�Pv��D>��B�Q��C�Q
TB�QTC�Q	T�B��*�ʢr�<��*�J�2����j�:��j�Z�6���z�>j��F�1j���f�9j�Z�V�5j�ڢv��GPG�	uF]PW�
uG=PO��F}P_��G�@4
FC�P����h
DA(�D��h4�E��x�B����D4	MFS�T4
MG3�L4Yh6���yh>Z��E(E��(
-A�(-E�hZ�V�8��B����C�h=J@P"ڈ��&�mA[�6��@;�.��v�=h/ڇ��� :��#�(:����$:�N�3�,:�Σ�"��.�+�*�����&��n�;�.����!z��'�)z����%z�^�7�-z�ޣ�#��>�/�+�����'�Q
JE�����(����.��b�1&�b�9Xb�56q�3bo�	g�YpV�
g�9pN�}q.���yq>��q!\�Eq1\��%q)\��2�,.���
�"��+�*�*�����&��k�:�.�����!n��&�)n����%n�[�6�-n��q{�
wĝpg�w��pw��Ľpo����p<ă�`<�
x�G�@���H<
��c�X<��!8O�a8Oē�d<O���t<�ij��g�9x.����x!^�#p$^����c�R����x��+�*���k�:����
'�8	o›��o�������x7ރ��}x?>��C�0>���c�8>�O�S�4>���s�<��/�K�2����k�:��o�[�6����{�>~��G�1~���g�9~�_�W�5~���w�=��?�O�3����o�;��b��T�{p����� N�"nb@ AB(a�A$QD�d ^$#�&�Hf��d%�Hv���$>ė�"�I���#�I
R�"�IR�#�I	R��"��)Cʒr�<�@*�J�2�B��j�:�Aj�Z�6�C�z�>i@�F�1iB��f�9iAZ�V�5iCڒvğ�'HG҉t&]HWҍt'=HOҋ�&}H_ҏ�'�@2�&C�P@���d	$A$��$��h2��%��xBB�F��D2�L&S�T2�L'3�L2�Xd6�C�yd>Y@�E$�D��$�,!�$�,%�dYNV�8���"�����#�d=I H"�H��&��l![�6��� ;�.�Lv�=d/�G��� 9D�#�(9F���$9EN�3�,9GΓ�"�D.�+�*�F���&�En�;�.�G��!yD�'�)yF���%yE^�7�-yGޓ�#�D>�/�+�F���'�I
I%������$����.�RD1%�RF9TRE55i�E3Ro��f�YhV��f�9hN�C}i.���yi>���i!Z��Ei1Z���%i)Z���2�,-G��
�"�D+�*�*�F���&�Ek�:�.�G���!mD�&�)mF���%mE[�6�-mG�i{ځv��hgڅv��hwڃ���hoڇ���h:����`:��
tNG�@D��H:���c�X:���!4�N�a4�N���d:�N���t:�Τ��Eg�9t.�G��t!]D#h$]L��Mc�RK���t��+�*����k�:O����&ҍ4�n�����n�������t7�C��}t?=@�C�0=B��c�8=AO�S�4=C��s�<�@/�K�2�B��k�:�Ao�[�6�C��{�>}@�G�1}B��g�9}A_�W�5}C��w�=�@?�O�3�B��o�;�AR���T��zh�M���`N�bnf0� C3�(c�3�$SL3�e`^,#�f�Xf��ee�Xv���d>̗�b�Y���c�Y
V�b�YV�c�Y	V��b��+�ʲr�<��*�J�2�ª�j�:��j�Z�6���z�>k��F�1kš�f�9k�Z�V�5k�ڲv̟�gXG։uf]XW֍ug=XO֋�f}X_֏�g�@6�
fC�P����ldA,��d��h6��e��x�B����D6�MfS�T6�Mg3�L6�Yl6���yl>[��E,�E��,�-a�,�-e�l[�V�8���b�����c�l=K`X"�Ȓ�&��ma[�6���`;�.��v�=l/����� ;��#�(;Ǝ��$;�N�3�,;�γ�"��.�+�*�Ʈ��&��n�;�.����!{��'�){ƞ��%{�^�7�-{�޳�#��>�/�+�ƾ��'�Y
Ke������,�����.��r�1'�r�9\r�57y��3ro��g�YxV��g�9xN��}y.����yy>���y!^��Ey1^���%y)^���2�,/���
�"��+�*�*�ƫ��&��k�:�.�����!o��&�)oƛ��%o�[�6�-o��y{ށw�xgޅw��xwރ��xoއ���x>���`>��
|�G�@ă�H>���c�X>���!<�O�a<�O��d>�O���t>��䳸�g�9|.����|!_�#x$_̣��c�R˗��|��+�*����k�:�����'�<�o����o��������|7����}|??��C�0?�c�8?�O�S�4?���s�<��/�K�2�¯�k�:��o�[�6����{�>��G�1Ÿ�g�9�_�W�5���w�=��?�O�3�¿�o�;��r���T��{x�����N�na �@"�`�!�PBSd^"���Df�Ed�Dv�C�>�W��E�W��E
QP�EQT�E	QR����(#ʊr��� *�J���"��j���!j�Z���#�z��h �F��h"��f��h!Z�V��h#ڊv�_�DG�It]DW�Mt=DO�K�}D_�O��@1HC�P ���b�A"X���h1F���x"B�&��D1ILS�T1ML3�L1KXb��#�yb�X �E"BD��"J,�"F,�b�X.V�8�R����V��b�HD��(��&�Yl[�6�]�;�.�,v�=b��'���8$�#�8&���8%N�3�8'΋⢸$.�+⪸&��⦸%n�;⮸'��x$�'�x&���x%^�7�x'ދ��$>�/��&��⧰E�H��G���"]���.閆J$�$�J&�RJ%�4e�%3Jo�If�YdV�Mf�9dN�#}e.�[�ye>�_�e!YX�Ee1Y\��%e)YZ��2��,'��
���$+�*���&�����%k�:���'����l$�&��l&����l%[�6��l'�e{�Av��dg�Ev��dw�C���do�G���d9@���`9D�
r�.G�@$��H9J��c�X9N��!2TN�a2\N���d9EN���t9CΔ��%g�9r��'��r�\$#d�\,��-c�R+���r���+�*�Z��k�:/���A&ʍ2In����Un����S��r��#��}r�< �C�<"��c�<!O�S�<#��s� /�K�"��k�!o�[�#��{�| �G�|"��g�|!_�W�|#��w�� ?�O��"��o��!J[��T�Kzd��-���PN�Rne(��B
+��b�+��RJ+SeP^*��V�Tf�EeU�Tv�C�T>�W�R�U�W�S�U
UPR�UUTS�U	UR�R���*�ʪr����*�J������j����j�Z�����z��j��F��j���f��j�Z�V��j�ڪv�_�WTG�IuV]TW�MuW=TO�K�V}T_�O�W�@5H
VC�P����j�
TA*X�T��h5F�U��x�B����D5IMVS�T5MMW3�L5KYj����yj�Z��E*BE��*J-Q�*F-U�j�Z�V�8�R�R���V�S�j�JPT�ڨ��&�YmQ[�6�]�P;�.��v�=j�ڧ���:��#�:����:�N�3�:�Ϋꢺ�.�+ꪺ���ꦺ�n�;ꮺ���z��'�z����z�^�7�z�ޫ���>�/�����꧲U�JU��G���*]����.�ֆj��&�j��Zj��6u��3jo�Ig�YtV�Mg�9tN��}u.�[��yu>�_�u!]X�Eu1]\��%u)]Z��2��.���
����+�*����������k�:��������n��&��n�����n�[�6��n��u{�Awԝtg�Ew��tw�C�Խto�G���t=@ԃ�`=D�
z��G�@���H=J��c�X=N��!:TO�a:\Oԓ�d=EO���t=C�Գ��g�9z�����z�^�#t�^����c�R����z���+�*�Z��k�:����A'�:Ioқ��Uo����S���z�ޣ��}z�>��C��>���c��>�O�S��>���s����/�K������k����o�[������{��~��G��~���g��~�_�W��~���w����?�O������o����j[��T�K{t������a:M��6
��D&6�IMfrS��T�6M3��ef4��Lff3����ff7s�9M���e�6�y�|f~��Y�,d6��E�bfq��Y�,e�6��2fY��Yެ`V4+���*fU��Yݬa�4k���:f]��Y�l`64���&fS����la�4[���6f[���o�7;��Nfg�����fv7{�=�^fo�����g�7��A�`s�9�0����f�d�#�Q�hs�9�g�/Y�Y�ޱ#7���]�km�ҊÉ{��������:�mP�A5�{��ñp����[�����u�/{��48`�Ȅ�U+����L\D�`ߴ��j^w&��Ǡ���GZ����~�O�RV(ضtق��i`��͉��G���V�Z����������:j�0�k=aR7{&[vU�.x�z�-�����������S,�f�?��E��=sRΏ�<}��@3O�А�3���r�y��x_+jn��%x�M�kGQ5|�+�
7�c/B�Fv��=�Yv&O��ޑ�m���²�
��Z>̳q|4-*ܪ��Z"�ք	g�1��O����v\�e�B#}����f{O����RA�/�Ǣ��1>ɐ��tg�j�݋���o�͊�lY��M
����Q�Bv _:5�Zl�L��c.^��8��ޓۙ=m-Om`��8��t<�>���	��na���٣���+����6M�~�'��w�����F������M[�Z4.4lZ����D'���ѧa�<؇�թi��ѫVǭX�kEL����ĕ���h��ytGO�~�ǁ�5dڤQaA��&��0�w��:�c�-���p�4����|��2E<�=>������u��Nہ�/�k�hb5��o�j��l�-�����aK��W�X07r�b�G�t���FV����q�= u�em�vb�v���h����4���EV�	�:�s�O�4?,�ڏ���M�c�|�ZC�5h���S��i������خ�F����,�1<�<.���=a]��{Z"��ؐ���8;<�����ډSކ#f��7��0�������O�8y�AaC,�g��o��n������p���A�w�^��;b��v��b *1*r�\����N�kM�5u�\ijރ�`j��%�bkY��]sp��W(Z;=6|�8lg�l
k;,`�XC;yT/3��e�L)l�x>Y3<t�"��Ĝ���cy���BR�mg;�Ԙ2(��_-�/��_����/��_���Lf�
endstream
endobj
12 0 obj
   7911
endobj
13 0 obj
<< /Length 14 0 R
   /Filter /FlateDecode
>>
stream
x�]�͊� ��>�]v���QaH7Y���X�I��cy�A-��r��;�Õ��y�&���1�d����w��8KJڨ�ҭ���o
��N+���f~�ë^��B�~x����~̭���.hD�8ڿI�.���A�
&��K?�߻C`�.s$�jܜT襝����I���[ɲ�:��􄷥^m)����fY3A8��f� ��L����F��~��)���<��sZ�<F>3]d:��L��b����N��{�!}D�C܀���+���J�(P�8
endstream
endobj
14 0 obj
   287
endobj
15 0 obj
<< /Type /FontDescriptor
   /FontName /EZNUNW+FreeSerif
   /FontFamily (FreeSerif)
   /Flags 4
   /FontBBox [ -879 -551 1767 936 ]
   /ItalicAngle 0
   /Ascent 900
   /Descent -200
   /CapHeight 936
   /StemV 80
   /StemH 80
   /FontFile3 11 0 R
>>
endobj
7 0 obj
<< /Type /Font
   /Subtype /Type1
   /BaseFont /EZNUNW+FreeSerif
   /FirstChar 32
   /LastChar 122
   /FontDescriptor 15 0 R
   /Encoding /WinAnsiEncoding
   /Widths [ 0 0 0 0 500 0 0 0 0 0 0 0 0 0 0 0 0 500 500 0 0 0 0 0 0 0 0 0 0 0 0 0 0 721 631 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 701 0 0 0 0 0 0 0 435 0 0 0 444 0 0 0 0 0 0 0 0 489 0 0 499 0 0 0 0 0 0 0 471 417 ]
    /ToUnicode 13 0 R
>>
endobj
10 0 obj
<< /Type /ObjStm
   /Length 18 0 R
   /N 4
   /First 23
   /Filter /FlateDecode
>>
stream
x�m��j�0��z����%�N��C���[�Aȋc(���Ҽ}�O\
�m>���H&w�
A��)���e���x�rkk�+"T��Pa��C�<�6Jk�A�E�Uk
d(�C���}�^8�hcUk��m6���%�[��'��)���<�n��?�߬x��VJei7ƝoPݪ���q�B�wk��S��u�d��#�F1��c�t�Xչ~���~��=Tq?�W��:F�������&�x�<{;h?Gw�ʫO�,�rK�<g?ύs�
endstream
endobj
18 0 obj
   273
endobj
19 0 obj
<< /Type /XRef
   /Length 86
   /Filter /FlateDecode
   /Size 20
   /W [1 2 2]
   /Root 17 0 R
   /Info 16 0 R
>>
stream
x�%̱@@Dѿw#(�0�U�@��*t�e��pfG�fw�J	4`���������V��9��6h����D��.�
�
endstream
endobj
startxref
10672
%%EOF
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/opt/opt_expr.pdf code_examples/opt/opt_expr.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/scrambler/scrambler_p01.pdf code_examples/scrambler/scrambler_p01.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/scrambler/scrambler_p02.pdf code_examples/scrambler/scrambler_p02.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/sumprod_00.pdf code_examples/selections/sumprod_00.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/sumprod_01.pdf code_examples/selections/sumprod_01.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/sumprod_02.pdf code_examples/selections/sumprod_02.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/sumprod_03.pdf code_examples/selections/sumprod_03.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/sumprod_04.pdf code_examples/selections/sumprod_04.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/sumprod_05.pdf code_examples/selections/sumprod_05.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/select.pdf code_examples/selections/select.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/memdemo_00.pdf code_examples/selections/memdemo_00.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/memdemo_01.pdf code_examples/selections/memdemo_01.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/memdemo_02.pdf code_examples/selections/memdemo_02.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/memdemo_03.pdf code_examples/selections/memdemo_03.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/memdemo_04.pdf code_examples/selections/memdemo_04.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/memdemo_05.pdf code_examples/selections/memdemo_05.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/submod_00.pdf code_examples/selections/submod_00.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/submod_01.pdf code_examples/selections/submod_01.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/submod_02.pdf code_examples/selections/submod_02.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/selections/submod_03.pdf code_examples/selections/submod_03.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/show/splice.pdf code_examples/show/splice.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/show/example_first.pdf code_examples/show/example_first.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/show/example_second.pdf code_examples/show/example_second.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/show/example_third.pdf code_examples/show/example_third.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/show/cmos_00.pdf code_examples/show/cmos_00.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/show/cmos_01.pdf code_examples/show/cmos_01.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/synth_flow/proc_01.pdf code_examples/synth_flow/proc_01.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/synth_flow/proc_02.pdf code_examples/synth_flow/proc_02.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/synth_flow/proc_03.pdf code_examples/synth_flow/proc_03.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/synth_flow/memory_01.pdf code_examples/synth_flow/memory_01.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/synth_flow/memory_02.pdf code_examples/synth_flow/memory_02.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/synth_flow/techmap_01.pdf code_examples/synth_flow/techmap_01.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/techmap/red_or3x1.pdf code_examples/techmap/red_or3x1.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/techmap/sym_mul.pdf code_examples/techmap/sym_mul.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/techmap/mymul.pdf code_examples/techmap/mymul.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/techmap/mulshift.pdf code_examples/techmap/mulshift.dot
TZ='Z' faketime -f '2022-01-01 00:00:00 x0,001' dot -Tpdf -o code_examples/techmap/addshift.pdf code_examples/techmap/addshift.dot
pdf2svg code_examples/extensions/test1.pdf code_examples/extensions/test1.svg
pdf2svg code_examples/fifo/addr_gen_show.pdf code_examples/fifo/addr_gen_show.svg
pdf2svg code_examples/fifo/new_cells_show.pdf code_examples/fifo/new_cells_show.svg
pdf2svg code_examples/fifo/addr_gen_hier.pdf code_examples/fifo/addr_gen_hier.svg
pdf2svg code_examples/fifo/addr_gen_proc.pdf code_examples/fifo/addr_gen_proc.svg
pdf2svg code_examples/fifo/addr_gen_clean.pdf code_examples/fifo/addr_gen_clean.svg
pdf2svg code_examples/fifo/rdata_proc.pdf code_examples/fifo/rdata_proc.svg
pdf2svg code_examples/fifo/rdata_flat.pdf code_examples/fifo/rdata_flat.svg
pdf2svg code_examples/fifo/rdata_adffe.pdf code_examples/fifo/rdata_adffe.svg
pdf2svg code_examples/fifo/rdata_wreduce.pdf code_examples/fifo/rdata_wreduce.svg
pdf2svg code_examples/fifo/rdata_memrdv2.pdf code_examples/fifo/rdata_memrdv2.svg
pdf2svg code_examples/fifo/rdata_alumacc.pdf code_examples/fifo/rdata_alumacc.svg
pdf2svg code_examples/fifo/rdata_coarse.pdf code_examples/fifo/rdata_coarse.svg
pdf2svg code_examples/fifo/rdata_map_ram.pdf code_examples/fifo/rdata_map_ram.svg
pdf2svg code_examples/fifo/rdata_map_ffram.pdf code_examples/fifo/rdata_map_ffram.svg
pdf2svg code_examples/fifo/rdata_map_gates.pdf code_examples/fifo/rdata_map_gates.svg
pdf2svg code_examples/fifo/rdata_map_ffs.pdf code_examples/fifo/rdata_map_ffs.svg
pdf2svg code_examples/fifo/rdata_map_luts.pdf code_examples/fifo/rdata_map_luts.svg
pdf2svg code_examples/fifo/rdata_map_cells.pdf code_examples/fifo/rdata_map_cells.svg
pdf2svg code_examples/intro/counter_00.pdf code_examples/intro/counter_00.svg
pdf2svg code_examples/intro/counter_01.pdf code_examples/intro/counter_01.svg
pdf2svg code_examples/intro/counter_02.pdf code_examples/intro/counter_02.svg
pdf2svg code_examples/intro/counter_03.pdf code_examples/intro/counter_03.svg
pdf2svg code_examples/macc/macc_simple_test_00a.pdf code_examples/macc/macc_simple_test_00a.svg
pdf2svg code_examples/macc/macc_simple_test_00b.pdf code_examples/macc/macc_simple_test_00b.svg
pdf2svg code_examples/macc/macc_simple_test_01a.pdf code_examples/macc/macc_simple_test_01a.svg
pdf2svg code_examples/macc/macc_simple_test_01b.pdf code_examples/macc/macc_simple_test_01b.svg
pdf2svg code_examples/macc/macc_simple_test_02a.pdf code_examples/macc/macc_simple_test_02a.svg
pdf2svg code_examples/macc/macc_simple_test_02b.pdf code_examples/macc/macc_simple_test_02b.svg
pdf2svg code_examples/macc/macc_simple_xmap.pdf code_examples/macc/macc_simple_xmap.svg
pdf2svg code_examples/macc/macc_xilinx_test1a.pdf code_examples/macc/macc_xilinx_test1a.svg
pdf2svg code_examples/macc/macc_xilinx_test2a.pdf code_examples/macc/macc_xilinx_test2a.svg
pdf2svg code_examples/macc/macc_xilinx_test1b.pdf code_examples/macc/macc_xilinx_test1b.svg
pdf2svg code_examples/macc/macc_xilinx_test2b.pdf code_examples/macc/macc_xilinx_test2b.svg
pdf2svg code_examples/macc/macc_xilinx_test1c.pdf code_examples/macc/macc_xilinx_test1c.svg
pdf2svg code_examples/macc/macc_xilinx_test2c.pdf code_examples/macc/macc_xilinx_test2c.svg
pdf2svg code_examples/macc/macc_xilinx_test1d.pdf code_examples/macc/macc_xilinx_test1d.svg
pdf2svg code_examples/macc/macc_xilinx_test2d.pdf code_examples/macc/macc_xilinx_test2d.svg
pdf2svg code_examples/macc/macc_xilinx_test1e.pdf code_examples/macc/macc_xilinx_test1e.svg
pdf2svg code_examples/macc/macc_xilinx_test2e.pdf code_examples/macc/macc_xilinx_test2e.svg
pdf2svg code_examples/macc/macc_xilinx_xmap.pdf code_examples/macc/macc_xilinx_xmap.svg
pdf2svg code_examples/opt/opt_share_full.pdf code_examples/opt/opt_share_full.svg
pdf2svg code_examples/opt/opt_share.pdf code_examples/opt/opt_share.svg
pdf2svg code_examples/opt/opt_muxtree_full.pdf code_examples/opt/opt_muxtree_full.svg
pdf2svg code_examples/opt/opt_muxtree.pdf code_examples/opt/opt_muxtree.svg
pdf2svg code_examples/opt/opt_merge_full.pdf code_examples/opt/opt_merge_full.svg
pdf2svg code_examples/opt/opt_merge.pdf code_examples/opt/opt_merge.svg
pdf2svg code_examples/opt/opt_expr_full.pdf code_examples/opt/opt_expr_full.svg
pdf2svg code_examples/opt/opt_expr.pdf code_examples/opt/opt_expr.svg
pdf2svg code_examples/scrambler/scrambler_p01.pdf code_examples/scrambler/scrambler_p01.svg
pdf2svg code_examples/scrambler/scrambler_p02.pdf code_examples/scrambler/scrambler_p02.svg
pdf2svg code_examples/selections/sumprod_00.pdf code_examples/selections/sumprod_00.svg
pdf2svg code_examples/selections/sumprod_01.pdf code_examples/selections/sumprod_01.svg
pdf2svg code_examples/selections/sumprod_02.pdf code_examples/selections/sumprod_02.svg
pdf2svg code_examples/selections/sumprod_03.pdf code_examples/selections/sumprod_03.svg
pdf2svg code_examples/selections/sumprod_04.pdf code_examples/selections/sumprod_04.svg
pdf2svg code_examples/selections/sumprod_05.pdf code_examples/selections/sumprod_05.svg
pdf2svg code_examples/selections/select.pdf code_examples/selections/select.svg
pdf2svg code_examples/selections/memdemo_00.pdf code_examples/selections/memdemo_00.svg
pdf2svg code_examples/selections/memdemo_01.pdf code_examples/selections/memdemo_01.svg
pdf2svg code_examples/selections/memdemo_02.pdf code_examples/selections/memdemo_02.svg
pdf2svg code_examples/selections/memdemo_03.pdf code_examples/selections/memdemo_03.svg
pdf2svg code_examples/selections/memdemo_04.pdf code_examples/selections/memdemo_04.svg
pdf2svg code_examples/selections/memdemo_05.pdf code_examples/selections/memdemo_05.svg
pdf2svg code_examples/selections/submod_00.pdf code_examples/selections/submod_00.svg
pdf2svg code_examples/selections/submod_01.pdf code_examples/selections/submod_01.svg
pdf2svg code_examples/selections/submod_02.pdf code_examples/selections/submod_02.svg
pdf2svg code_examples/selections/submod_03.pdf code_examples/selections/submod_03.svg
pdf2svg code_examples/show/splice.pdf code_examples/show/splice.svg
pdf2svg code_examples/show/example_first.pdf code_examples/show/example_first.svg
pdf2svg code_examples/show/example_second.pdf code_examples/show/example_second.svg
pdf2svg code_examples/show/example_third.pdf code_examples/show/example_third.svg
pdf2svg code_examples/show/cmos_00.pdf code_examples/show/cmos_00.svg
pdf2svg code_examples/show/cmos_01.pdf code_examples/show/cmos_01.svg
pdf2svg code_examples/synth_flow/proc_01.pdf code_examples/synth_flow/proc_01.svg
pdf2svg code_examples/synth_flow/proc_02.pdf code_examples/synth_flow/proc_02.svg
pdf2svg code_examples/synth_flow/proc_03.pdf code_examples/synth_flow/proc_03.svg
pdf2svg code_examples/synth_flow/memory_01.pdf code_examples/synth_flow/memory_01.svg
pdf2svg code_examples/synth_flow/memory_02.pdf code_examples/synth_flow/memory_02.svg
pdf2svg code_examples/synth_flow/techmap_01.pdf code_examples/synth_flow/techmap_01.svg
pdf2svg code_examples/techmap/red_or3x1.pdf code_examples/techmap/red_or3x1.svg
pdf2svg code_examples/techmap/sym_mul.pdf code_examples/techmap/sym_mul.svg
pdf2svg code_examples/techmap/mymul.pdf code_examples/techmap/mymul.svg
pdf2svg code_examples/techmap/mulshift.pdf code_examples/techmap/mulshift.svg
pdf2svg code_examples/techmap/addshift.pdf code_examples/techmap/addshift.svg
make[3]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/_images'
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
make: [Makefile:1022: docs/source/generated/yosys-config] Error 1 (ignored)
make: [Makefile:1022: docs/source/generated/yosys-filterlib] Error 1 (ignored)
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
sphinx-build -b latex -d build/doctrees  -W --keep-going source build/latex
Running Sphinx v7.3.7
making output directory... done
checking bibtex cache... out of date
parsing bibtex file /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/literature.bib... parsed 23 entries
building [mo]: targets for 0 po files that are out of date
writing output... 
building [latex]: all documents
updating environment: [new config] 345 added, 0 changed, 0 removed
reading sources... [  0%] appendix/APPNOTE_010_Verilog_to_BLIF
reading sources... [  1%] appendix/APPNOTE_012_Verilog_to_BTOR
reading sources... [  1%] appendix/auxlibs
reading sources... [  1%] appendix/auxprogs
reading sources... [  1%] appendix/env_vars
reading sources... [  2%] appendix/primer
reading sources... [  2%] appendix/rtlil_text
reading sources... [  2%] bib
reading sources... [  3%] cell/gate_comb_combined
reading sources... [  3%] cell/gate_comb_simple
reading sources... [  3%] cell/gate_other
reading sources... [  3%] cell/gate_reg_ff
reading sources... [  4%] cell/gate_reg_latch
reading sources... [  4%] cell/index_gate
reading sources... [  4%] cell/index_word
reading sources... [  5%] cell/properties
reading sources... [  5%] cell/word_arith
reading sources... [  5%] cell/word_binary
reading sources... [  6%] cell/word_debug
reading sources... [  6%] cell/word_formal
reading sources... [  6%] cell/word_fsm
reading sources... [  6%] cell/word_logic
reading sources... [  7%] cell/word_mem
reading sources... [  7%] cell/word_mux
reading sources... [  7%] cell/word_reg
reading sources... [  8%] cell/word_spec
reading sources... [  8%] cell/word_unary
reading sources... [  8%] cell/word_wire
reading sources... [  8%] cell_index
reading sources... [  9%] cmd/abc
reading sources... [  9%] cmd/abc9
reading sources... [  9%] cmd/abc9_exe
reading sources... [ 10%] cmd/abc9_ops
reading sources... [ 10%] cmd/abc_new
reading sources... [ 10%] cmd/add
reading sources... [ 10%] cmd/aigmap
reading sources... [ 11%] cmd/alumacc
reading sources... [ 11%] cmd/anlogic_eqn
reading sources... [ 11%] cmd/anlogic_fixcarry
reading sources... [ 12%] cmd/assertpmux
reading sources... [ 12%] cmd/async2sync
reading sources... [ 12%] cmd/attrmap
reading sources... [ 12%] cmd/attrmvcp
reading sources... [ 13%] cmd/autoname
reading sources... [ 13%] cmd/blackbox
reading sources... [ 13%] cmd/bmuxmap
reading sources... [ 14%] cmd/booth
reading sources... [ 14%] cmd/box_derive
reading sources... [ 14%] cmd/bufnorm
reading sources... [ 14%] cmd/bugpoint
reading sources... [ 15%] cmd/bwmuxmap
reading sources... [ 15%] cmd/cd
reading sources... [ 15%] cmd/cellmatch
reading sources... [ 16%] cmd/check
reading sources... [ 16%] cmd/chformal
reading sources... [ 16%] cmd/chparam
reading sources... [ 17%] cmd/chtype
reading sources... [ 17%] cmd/clean
reading sources... [ 17%] cmd/clean_zerowidth
reading sources... [ 17%] cmd/clk2fflogic
reading sources... [ 18%] cmd/clkbufmap
reading sources... [ 18%] cmd/clockgate
reading sources... [ 18%] cmd/connect
reading sources... [ 19%] cmd/connect_rpc
reading sources... [ 19%] cmd/connwrappers
reading sources... [ 19%] cmd/coolrunner2_fixup
reading sources... [ 19%] cmd/coolrunner2_sop
reading sources... [ 20%] cmd/copy
reading sources... [ 20%] cmd/cover
reading sources... [ 20%] cmd/cutpoint
reading sources... [ 21%] cmd/debug
reading sources... [ 21%] cmd/delete
reading sources... [ 21%] cmd/deminout
reading sources... [ 21%] cmd/demuxmap
reading sources... [ 22%] cmd/design
reading sources... [ 22%] cmd/dffinit
reading sources... [ 22%] cmd/dfflegalize
reading sources... [ 23%] cmd/dfflibmap
reading sources... [ 23%] cmd/dffunmap
reading sources... [ 23%] cmd/dft_tag
reading sources... [ 23%] cmd/dump
reading sources... [ 24%] cmd/echo
reading sources... [ 24%] cmd/edgetypes
reading sources... [ 24%] cmd/efinix_fixcarry
reading sources... [ 25%] cmd/equiv_add
reading sources... [ 25%] cmd/equiv_induct
reading sources... [ 25%] cmd/equiv_make
reading sources... [ 26%] cmd/equiv_mark
reading sources... [ 26%] cmd/equiv_miter
reading sources... [ 26%] cmd/equiv_opt
reading sources... [ 26%] cmd/equiv_purge
reading sources... [ 27%] cmd/equiv_remove
reading sources... [ 27%] cmd/equiv_simple
reading sources... [ 27%] cmd/equiv_status
reading sources... [ 28%] cmd/equiv_struct
reading sources... [ 28%] cmd/eval
reading sources... [ 28%] cmd/example_dt
reading sources... [ 28%] cmd/exec
reading sources... [ 29%] cmd/expose
reading sources... [ 29%] cmd/extract
reading sources... [ 29%] cmd/extract_counter
reading sources... [ 30%] cmd/extract_fa
reading sources... [ 30%] cmd/extract_reduce
reading sources... [ 30%] cmd/extractinv
reading sources... [ 30%] cmd/flatten
reading sources... [ 31%] cmd/flowmap
reading sources... [ 31%] cmd/fmcombine
reading sources... [ 31%] cmd/fminit
reading sources... [ 32%] cmd/formalff
reading sources... [ 32%] cmd/freduce
reading sources... [ 32%] cmd/fsm
reading sources... [ 32%] cmd/fsm_detect
reading sources... [ 33%] cmd/fsm_expand
reading sources... [ 33%] cmd/fsm_export
reading sources... [ 33%] cmd/fsm_extract
reading sources... [ 34%] cmd/fsm_info
reading sources... [ 34%] cmd/fsm_map
reading sources... [ 34%] cmd/fsm_opt
reading sources... [ 34%] cmd/fsm_recode
reading sources... [ 35%] cmd/fst2tb
reading sources... [ 35%] cmd/future
reading sources... [ 35%] cmd/gatemate_foldinv
reading sources... [ 36%] cmd/glift
reading sources... [ 36%] cmd/greenpak4_dffinv
reading sources... [ 36%] cmd/help
reading sources... [ 37%] cmd/hierarchy
reading sources... [ 37%] cmd/hilomap
reading sources... [ 37%] cmd/history
reading sources... [ 37%] cmd/ice40_braminit
reading sources... [ 38%] cmd/ice40_dsp
reading sources... [ 38%] cmd/ice40_opt
reading sources... [ 38%] cmd/ice40_wrapcarry
reading sources... [ 39%] cmd/insbuf
reading sources... [ 39%] cmd/internal_stats
reading sources... [ 39%] cmd/iopadmap
reading sources... [ 39%] cmd/jny
reading sources... [ 40%] cmd/json
reading sources... [ 40%] cmd/keep_hierarchy
reading sources... [ 40%] cmd/lattice_gsr
reading sources... [ 41%] cmd/license
reading sources... [ 41%] cmd/log
reading sources... [ 41%] cmd/logger
reading sources... [ 41%] cmd/ls
reading sources... [ 42%] cmd/ltp
reading sources... [ 42%] cmd/lut2mux
reading sources... [ 42%] cmd/maccmap
reading sources... [ 43%] cmd/memory
reading sources... [ 43%] cmd/memory_bmux2rom
reading sources... [ 43%] cmd/memory_bram
reading sources... [ 43%] cmd/memory_collect
reading sources... [ 44%] cmd/memory_dff
reading sources... [ 44%] cmd/memory_libmap
reading sources... [ 44%] cmd/memory_map
reading sources... [ 45%] cmd/memory_memx
reading sources... [ 45%] cmd/memory_narrow
reading sources... [ 45%] cmd/memory_nordff
reading sources... [ 46%] cmd/memory_share
reading sources... [ 46%] cmd/memory_unpack
reading sources... [ 46%] cmd/microchip_dffopt
reading sources... [ 46%] cmd/microchip_dsp
reading sources... [ 47%] cmd/miter
reading sources... [ 47%] cmd/mutate
reading sources... [ 47%] cmd/muxcover
reading sources... [ 48%] cmd/muxpack
reading sources... [ 48%] cmd/nlutmap
reading sources... [ 48%] cmd/nx_carry
reading sources... [ 48%] cmd/onehot
reading sources... [ 49%] cmd/opt
reading sources... [ 49%] cmd/opt_clean
reading sources... [ 49%] cmd/opt_demorgan
reading sources... [ 50%] cmd/opt_dff
reading sources... [ 50%] cmd/opt_expr
reading sources... [ 50%] cmd/opt_ffinv
reading sources... [ 50%] cmd/opt_lut
reading sources... [ 51%] cmd/opt_lut_ins
reading sources... [ 51%] cmd/opt_mem
reading sources... [ 51%] cmd/opt_mem_feedback
reading sources... [ 52%] cmd/opt_mem_priority
reading sources... [ 52%] cmd/opt_mem_widen
reading sources... [ 52%] cmd/opt_merge
reading sources... [ 52%] cmd/opt_muxtree
reading sources... [ 53%] cmd/opt_reduce
reading sources... [ 53%] cmd/opt_share
reading sources... [ 53%] cmd/paramap
reading sources... [ 54%] cmd/peepopt
reading sources... [ 54%] cmd/plugin
reading sources... [ 54%] cmd/pmux2shiftx
reading sources... [ 54%] cmd/pmuxtree
reading sources... [ 55%] cmd/portlist
reading sources... [ 55%] cmd/prep
reading sources... [ 55%] cmd/printattrs
reading sources... [ 56%] cmd/proc
reading sources... [ 56%] cmd/proc_arst
reading sources... [ 56%] cmd/proc_clean
reading sources... [ 57%] cmd/proc_dff
reading sources... [ 57%] cmd/proc_dlatch
reading sources... [ 57%] cmd/proc_init
reading sources... [ 57%] cmd/proc_memwr
reading sources... [ 58%] cmd/proc_mux
reading sources... [ 58%] cmd/proc_prune
reading sources... [ 58%] cmd/proc_rmdead
reading sources... [ 59%] cmd/proc_rom
reading sources... [ 59%] cmd/qbfsat
reading sources... [ 59%] cmd/ql_bram_merge
reading sources... [ 59%] cmd/ql_bram_types
reading sources... [ 60%] cmd/ql_dsp_io_regs
reading sources... [ 60%] cmd/ql_dsp_macc
reading sources... [ 60%] cmd/ql_dsp_simd
reading sources... [ 61%] cmd/read
reading sources... [ 61%] cmd/read_aiger
reading sources... [ 61%] cmd/read_blif
reading sources... [ 61%] cmd/read_json
reading sources... [ 62%] cmd/read_liberty
reading sources... [ 62%] cmd/read_rtlil
reading sources... [ 62%] cmd/read_verilog
reading sources... [ 63%] cmd/read_xaiger2
reading sources... [ 63%] cmd/recover_names
reading sources... [ 63%] cmd/rename
reading sources... [ 63%] cmd/rmports
reading sources... [ 64%] cmd/sat
reading sources... [ 64%] cmd/scatter
reading sources... [ 64%] cmd/scc
reading sources... [ 65%] cmd/scratchpad
reading sources... [ 65%] cmd/script
reading sources... [ 65%] cmd/select
reading sources... [ 66%] cmd/setattr
reading sources... [ 66%] cmd/setparam
reading sources... [ 66%] cmd/setundef
reading sources... [ 66%] cmd/share
reading sources... [ 67%] cmd/shell
reading sources... [ 67%] cmd/show
reading sources... [ 67%] cmd/shregmap
reading sources... [ 68%] cmd/sim
reading sources... [ 68%] cmd/simplemap
reading sources... [ 68%] cmd/splice
reading sources... [ 68%] cmd/splitcells
reading sources... [ 69%] cmd/splitnets
reading sources... [ 69%] cmd/sta
reading sources... [ 69%] cmd/stat
reading sources... [ 70%] cmd/submod
reading sources... [ 70%] cmd/supercover
reading sources... [ 70%] cmd/synth
reading sources... [ 70%] cmd/synth_achronix
reading sources... [ 71%] cmd/synth_anlogic
reading sources... [ 71%] cmd/synth_coolrunner2
reading sources... [ 71%] cmd/synth_easic
reading sources... [ 72%] cmd/synth_ecp5
reading sources... [ 72%] cmd/synth_efinix
reading sources... [ 72%] cmd/synth_fabulous
reading sources... [ 72%] cmd/synth_gatemate
reading sources... [ 73%] cmd/synth_gowin
reading sources... [ 73%] cmd/synth_greenpak4
reading sources... [ 73%] cmd/synth_ice40
reading sources... [ 74%] cmd/synth_intel
reading sources... [ 74%] cmd/synth_intel_alm
reading sources... [ 74%] cmd/synth_lattice
reading sources... [ 74%] cmd/synth_microchip
reading sources... [ 75%] cmd/synth_nanoxplore
reading sources... [ 75%] cmd/synth_nexus
reading sources... [ 75%] cmd/synth_quicklogic
reading sources... [ 76%] cmd/synth_sf2
reading sources... [ 76%] cmd/synth_xilinx
reading sources... [ 76%] cmd/synthprop
reading sources... [ 77%] cmd/tcl
reading sources... [ 77%] cmd/techmap
reading sources... [ 77%] cmd/tee
reading sources... [ 77%] cmd/test_abcloop
reading sources... [ 78%] cmd/test_autotb
reading sources... [ 78%] cmd/test_cell
reading sources... [ 78%] cmd/test_generic
reading sources... [ 79%] cmd/test_pmgen
reading sources... [ 79%] cmd/torder
reading sources... [ 79%] cmd/trace
reading sources... [ 79%] cmd/tribuf
reading sources... [ 80%] cmd/uniquify
reading sources... [ 80%] cmd/verific
reading sources... [ 80%] cmd/verilog_defaults
reading sources... [ 81%] cmd/verilog_defines
reading sources... [ 81%] cmd/viz
reading sources... [ 81%] cmd/wbflip
reading sources... [ 81%] cmd/wreduce
reading sources... [ 82%] cmd/write_aiger
reading sources... [ 82%] cmd/write_aiger2
reading sources... [ 82%] cmd/write_blif
reading sources... [ 83%] cmd/write_btor
reading sources... [ 83%] cmd/write_cxxrtl
reading sources... [ 83%] cmd/write_edif
reading sources... [ 83%] cmd/write_file
reading sources... [ 84%] cmd/write_firrtl
reading sources... [ 84%] cmd/write_functional_cxx
reading sources... [ 84%] cmd/write_functional_rosette
reading sources... [ 85%] cmd/write_functional_smt2
reading sources... [ 85%] cmd/write_intersynth
reading sources... [ 85%] cmd/write_jny
reading sources... [ 86%] cmd/write_json
reading sources... [ 86%] cmd/write_rtlil
reading sources... [ 86%] cmd/write_simplec
reading sources... [ 86%] cmd/write_smt2
reading sources... [ 87%] cmd/write_smv
reading sources... [ 87%] cmd/write_spice
reading sources... [ 87%] cmd/write_table
reading sources... [ 88%] cmd/write_verilog
reading sources... [ 88%] cmd/write_xaiger
reading sources... [ 88%] cmd/write_xaiger2
reading sources... [ 88%] cmd/xilinx_dffopt
reading sources... [ 89%] cmd/xilinx_dsp
reading sources... [ 89%] cmd/xilinx_srl
reading sources... [ 89%] cmd/xprop
reading sources... [ 90%] cmd/zinit
reading sources... [ 90%] cmd_ref
reading sources... [ 90%] getting_started/example_synth
reading sources... [ 90%] getting_started/index
reading sources... [ 91%] getting_started/installation
reading sources... [ 91%] getting_started/scripting_intro
reading sources... [ 91%] index
reading sources... [ 92%] introduction
reading sources... [ 92%] using_yosys/index
reading sources... [ 92%] using_yosys/more_scripting/index
reading sources... [ 92%] using_yosys/more_scripting/interactive_investigation
reading sources... [ 93%] using_yosys/more_scripting/load_design
reading sources... [ 93%] using_yosys/more_scripting/model_checking
reading sources... [ 93%] using_yosys/more_scripting/selections
reading sources... [ 94%] using_yosys/synthesis/abc
reading sources... [ 94%] using_yosys/synthesis/cell_libs
reading sources... [ 94%] using_yosys/synthesis/extract
reading sources... [ 94%] using_yosys/synthesis/fsm
reading sources... [ 95%] using_yosys/synthesis/index
reading sources... [ 95%] using_yosys/synthesis/memory
reading sources... [ 95%] using_yosys/synthesis/opt
reading sources... [ 96%] using_yosys/synthesis/proc
reading sources... [ 96%] using_yosys/synthesis/synth
reading sources... [ 96%] using_yosys/synthesis/techmap_synth
reading sources... [ 97%] yosys_internals/extending_yosys/build_verific
reading sources... [ 97%] yosys_internals/extending_yosys/extensions
reading sources... [ 97%] yosys_internals/extending_yosys/functional_ir
reading sources... [ 97%] yosys_internals/extending_yosys/index
reading sources... [ 98%] yosys_internals/extending_yosys/test_suites
reading sources... [ 98%] yosys_internals/flow/control_and_data
reading sources... [ 98%] yosys_internals/flow/index
reading sources... [ 99%] yosys_internals/flow/overview
reading sources... [ 99%] yosys_internals/flow/verilog_frontend
reading sources... [ 99%] yosys_internals/formats/index
reading sources... [ 99%] yosys_internals/formats/rtlil_rep
reading sources... [100%] yosys_internals/index
reading sources... [100%] yosys_internals/techmap
looking for now-outdated files... none found
pickling environment... done
checking consistency... done
copying TeX support files... copying TeX support files...
done
processing yosyshqyosys.tex... index introduction getting_started/index getting_started/installation getting_started/example_synth getting_started/scripting_intro using_yosys/index using_yosys/synthesis/index using_yosys/synthesis/synth using_yosys/synthesis/proc using_yosys/synthesis/fsm using_yosys/synthesis/memory using_yosys/synthesis/opt using_yosys/synthesis/techmap_synth using_yosys/synthesis/extract using_yosys/synthesis/abc using_yosys/synthesis/cell_libs using_yosys/more_scripting/index using_yosys/more_scripting/load_design using_yosys/more_scripting/selections using_yosys/more_scripting/interactive_investigation using_yosys/more_scripting/model_checking yosys_internals/index yosys_internals/flow/index yosys_internals/flow/overview yosys_internals/flow/control_and_data yosys_internals/flow/verilog_frontend yosys_internals/formats/index yosys_internals/formats/rtlil_rep yosys_internals/extending_yosys/index yosys_internals/extending_yosys/extensions yosys_internals/extending_yosys/build_verific yosys_internals/extending_yosys/functional_ir yosys_internals/extending_yosys/test_suites yosys_internals/techmap appendix/primer appendix/rtlil_text appendix/auxlibs appendix/auxprogs bib cell_index cell/index_word cell/word_unary cell/word_binary cell/word_mux cell/word_reg cell/word_mem cell/word_fsm cell/word_arith cell/word_logic cell/word_spec cell/word_formal cell/word_debug cell/word_wire cell/index_gate cell/gate_comb_simple cell/gate_comb_combined cell/gate_reg_ff cell/gate_reg_latch cell/gate_other cell/properties cmd_ref appendix/env_vars cmd/abc cmd/abc9 cmd/abc9_exe cmd/abc9_ops cmd/abc_new cmd/add cmd/aigmap cmd/alumacc cmd/anlogic_eqn cmd/anlogic_fixcarry cmd/assertpmux cmd/async2sync cmd/attrmap cmd/attrmvcp cmd/autoname cmd/blackbox cmd/bmuxmap cmd/booth cmd/box_derive cmd/bufnorm cmd/bugpoint cmd/bwmuxmap cmd/cd cmd/cellmatch cmd/check cmd/chformal cmd/chparam cmd/chtype cmd/clean cmd/clean_zerowidth cmd/clk2fflogic cmd/clkbufmap cmd/clockgate cmd/connect cmd/connect_rpc cmd/connwrappers cmd/coolrunner2_fixup cmd/coolrunner2_sop cmd/copy cmd/cover cmd/cutpoint cmd/debug cmd/delete cmd/deminout cmd/demuxmap cmd/design cmd/dffinit cmd/dfflegalize cmd/dfflibmap cmd/dffunmap cmd/dft_tag cmd/dump cmd/echo cmd/edgetypes cmd/efinix_fixcarry cmd/equiv_add cmd/equiv_induct cmd/equiv_make cmd/equiv_mark cmd/equiv_miter cmd/equiv_opt cmd/equiv_purge cmd/equiv_remove cmd/equiv_simple cmd/equiv_status cmd/equiv_struct cmd/eval cmd/example_dt cmd/exec cmd/expose cmd/extract cmd/extract_counter cmd/extract_fa cmd/extract_reduce cmd/extractinv cmd/flatten cmd/flowmap cmd/fmcombine cmd/fminit cmd/formalff cmd/freduce cmd/fsm cmd/fsm_detect cmd/fsm_expand cmd/fsm_export cmd/fsm_extract cmd/fsm_info cmd/fsm_map cmd/fsm_opt cmd/fsm_recode cmd/fst2tb cmd/future cmd/gatemate_foldinv cmd/glift cmd/greenpak4_dffinv cmd/help cmd/hierarchy cmd/hilomap cmd/history cmd/ice40_braminit cmd/ice40_dsp cmd/ice40_opt cmd/ice40_wrapcarry cmd/insbuf cmd/internal_stats cmd/iopadmap cmd/jny cmd/json cmd/keep_hierarchy cmd/lattice_gsr cmd/license cmd/log cmd/logger cmd/ls cmd/ltp cmd/lut2mux cmd/maccmap cmd/memory cmd/memory_bmux2rom cmd/memory_bram cmd/memory_collect cmd/memory_dff cmd/memory_libmap cmd/memory_map cmd/memory_memx cmd/memory_narrow cmd/memory_nordff cmd/memory_share cmd/memory_unpack cmd/microchip_dffopt cmd/microchip_dsp cmd/miter cmd/mutate cmd/muxcover cmd/muxpack cmd/nlutmap cmd/nx_carry cmd/onehot cmd/opt cmd/opt_clean cmd/opt_demorgan cmd/opt_dff cmd/opt_expr cmd/opt_ffinv cmd/opt_lut cmd/opt_lut_ins cmd/opt_mem cmd/opt_mem_feedback cmd/opt_mem_priority cmd/opt_mem_widen cmd/opt_merge cmd/opt_muxtree cmd/opt_reduce cmd/opt_share cmd/paramap cmd/peepopt cmd/plugin cmd/pmux2shiftx cmd/pmuxtree cmd/portlist cmd/prep cmd/printattrs cmd/proc cmd/proc_arst cmd/proc_clean cmd/proc_dff cmd/proc_dlatch cmd/proc_init cmd/proc_memwr cmd/proc_mux cmd/proc_prune cmd/proc_rmdead cmd/proc_rom cmd/qbfsat cmd/ql_bram_merge cmd/ql_bram_types cmd/ql_dsp_io_regs cmd/ql_dsp_macc cmd/ql_dsp_simd cmd/read cmd/read_aiger cmd/read_blif cmd/read_json cmd/read_liberty cmd/read_rtlil cmd/read_verilog cmd/read_xaiger2 cmd/recover_names cmd/rename cmd/rmports cmd/sat cmd/scatter cmd/scc cmd/scratchpad cmd/script cmd/select cmd/setattr cmd/setparam cmd/setundef cmd/share cmd/shell cmd/show cmd/shregmap cmd/sim cmd/simplemap cmd/splice cmd/splitcells cmd/splitnets cmd/sta cmd/stat cmd/submod cmd/supercover cmd/synth cmd/synth_achronix cmd/synth_anlogic cmd/synth_coolrunner2 cmd/synth_easic cmd/synth_ecp5 cmd/synth_efinix cmd/synth_fabulous cmd/synth_gatemate cmd/synth_gowin cmd/synth_greenpak4 cmd/synth_ice40 cmd/synth_intel cmd/synth_intel_alm cmd/synth_lattice cmd/synth_microchip cmd/synth_nanoxplore cmd/synth_nexus cmd/synth_quicklogic cmd/synth_sf2 cmd/synth_xilinx cmd/synthprop cmd/tcl cmd/techmap cmd/tee cmd/test_abcloop cmd/test_autotb cmd/test_cell cmd/test_generic cmd/test_pmgen cmd/torder cmd/trace cmd/tribuf cmd/uniquify cmd/verific cmd/verilog_defaults cmd/verilog_defines cmd/viz cmd/wbflip cmd/wreduce cmd/write_aiger cmd/write_aiger2 cmd/write_blif cmd/write_btor cmd/write_cxxrtl cmd/write_edif cmd/write_file cmd/write_firrtl cmd/write_functional_cxx cmd/write_functional_rosette cmd/write_functional_smt2 cmd/write_intersynth cmd/write_jny cmd/write_json cmd/write_rtlil cmd/write_simplec cmd/write_smt2 cmd/write_smv cmd/write_spice cmd/write_table cmd/write_verilog cmd/write_xaiger cmd/write_xaiger2 cmd/xilinx_dffopt cmd/xilinx_dsp cmd/xilinx_srl cmd/xprop cmd/zinit 
resolving references...
Missing ref for $_DFF_ in using_yosys/synthesis/opt 
done
writing... done
copying images... [  1%] _static/logo.png
copying images... [  2%] _images/primer/levels_of_abstraction.pdf
copying images... [  3%] _images/code_examples/fifo/addr_gen_hier.pdf
copying images... [  5%] _images/code_examples/fifo/addr_gen_proc.pdf
copying images... [  6%] _images/code_examples/fifo/addr_gen_clean.pdf
copying images... [  7%] _images/code_examples/fifo/rdata_proc.pdf
copying images... [  8%] _images/code_examples/fifo/rdata_flat.pdf
copying images... [  9%] _images/code_examples/fifo/rdata_adffe.pdf
copying images... [ 10%] _images/code_examples/fifo/rdata_wreduce.pdf
copying images... [ 11%] _images/code_examples/fifo/rdata_memrdv2.pdf
copying images... [ 13%] _images/code_examples/fifo/rdata_alumacc.pdf
copying images... [ 14%] _images/code_examples/fifo/rdata_coarse.pdf
copying images... [ 15%] _images/code_examples/fifo/rdata_map_ram.pdf
copying images... [ 16%] _images/code_examples/fifo/rdata_map_ffram.pdf
copying images... [ 17%] _images/code_examples/fifo/rdata_map_gates.pdf
copying images... [ 18%] _images/code_examples/fifo/rdata_map_ffs.pdf
copying images... [ 20%] _images/code_examples/fifo/rdata_map_luts.pdf
copying images... [ 21%] _images/code_examples/fifo/rdata_map_cells.pdf
copying images... [ 22%] _images/code_examples/fifo/addr_gen_show.pdf
copying images... [ 23%] _images/code_examples/fifo/new_cells_show.pdf
copying images... [ 24%] _images/code_examples/synth_flow/proc_01.pdf
copying images... [ 25%] _images/code_examples/synth_flow/proc_02.pdf
copying images... [ 26%] _images/code_examples/synth_flow/proc_03.pdf
copying images... [ 28%] _images/code_examples/synth_flow/memory_01.pdf
copying images... [ 29%] _images/code_examples/synth_flow/memory_02.pdf
copying images... [ 30%] _images/code_examples/opt/opt_expr.pdf
copying images... [ 31%] _images/code_examples/opt/opt_merge.pdf
copying images... [ 32%] _images/code_examples/opt/opt_muxtree.pdf
copying images... [ 33%] _images/code_examples/opt/opt_share.pdf
copying images... [ 34%] _images/code_examples/macc/macc_simple_test_00a.pdf
copying images... [ 36%] _images/code_examples/macc/macc_simple_test_00b.pdf
copying images... [ 37%] _images/code_examples/macc/macc_simple_test_01a.pdf
copying images... [ 38%] _images/code_examples/macc/macc_simple_test_01b.pdf
copying images... [ 39%] _images/code_examples/macc/macc_simple_test_02a.pdf
copying images... [ 40%] _images/code_examples/macc/macc_simple_test_02b.pdf
copying images... [ 41%] _images/code_examples/macc/macc_xilinx_test1a.pdf
copying images... [ 43%] _images/code_examples/macc/macc_xilinx_test1b.pdf
copying images... [ 44%] _images/code_examples/macc/macc_xilinx_test2a.pdf
copying images... [ 45%] _images/code_examples/macc/macc_xilinx_test2b.pdf
copying images... [ 46%] _images/code_examples/macc/macc_xilinx_test1c.pdf
copying images... [ 47%] _images/code_examples/macc/macc_xilinx_test2c.pdf
copying images... [ 48%] _images/code_examples/macc/macc_xilinx_test1d.pdf
copying images... [ 49%] _images/code_examples/macc/macc_xilinx_test2d.pdf
copying images... [ 51%] _images/code_examples/macc/macc_xilinx_test2e.pdf
copying images... [ 52%] _images/code_examples/intro/counter_00.pdf
copying images... [ 53%] _images/code_examples/intro/counter_01.pdf
copying images... [ 54%] _images/code_examples/intro/counter_02.pdf
copying images... [ 55%] _images/code_examples/intro/counter_03.pdf
copying images... [ 56%] _images/code_examples/selections/sumprod_00.pdf
copying images... [ 57%] _images/code_examples/selections/sumprod_01.pdf
copying images... [ 59%] _images/code_examples/selections/sumprod_02.pdf
copying images... [ 60%] _images/code_examples/selections/sumprod_03.pdf
copying images... [ 61%] _images/code_examples/selections/sumprod_04.pdf
copying images... [ 62%] _images/code_examples/selections/sumprod_05.pdf
copying images... [ 63%] _images/code_examples/selections/memdemo_00.pdf
copying images... [ 64%] _images/code_examples/selections/memdemo_01.pdf
copying images... [ 66%] _images/code_examples/selections/memdemo_02.pdf
copying images... [ 67%] _images/code_examples/selections/memdemo_03.pdf
copying images... [ 68%] _images/code_examples/selections/memdemo_05.pdf
copying images... [ 69%] _images/code_examples/selections/memdemo_04.pdf
copying images... [ 70%] _images/code_examples/selections/select.pdf
copying images... [ 71%] _images/code_examples/show/example_first.pdf
copying images... [ 72%] _images/code_examples/show/example_second.pdf
copying images... [ 74%] _images/code_examples/show/example_third.pdf
copying images... [ 75%] _images/code_examples/show/splice.pdf
copying images... [ 76%] _images/code_examples/show/cmos_00.pdf
copying images... [ 77%] _images/code_examples/show/cmos_01.pdf
copying images... [ 78%] _images/code_examples/scrambler/scrambler_p01.pdf
copying images... [ 79%] _images/code_examples/scrambler/scrambler_p02.pdf
copying images... [ 80%] _images/code_examples/selections/submod_02.pdf
copying images... [ 82%] _images/code_examples/selections/submod_03.pdf
copying images... [ 83%] _images/code_examples/selections/submod_01.pdf
copying images... [ 84%] _images/internals/overview_flow.pdf
copying images... [ 85%] _images/internals/approach_flow.pdf
copying images... [ 86%] _images/internals/verilog_flow.pdf
copying images... [ 87%] _images/internals/overview_rtlil.pdf
copying images... [ 89%] _images/internals/simplified_rtlil.pdf
copying images... [ 90%] _images/code_examples/extensions/test1.pdf
copying images... [ 91%] _images/code_examples/techmap/red_or3x1.pdf
copying images... [ 92%] _images/code_examples/techmap/sym_mul.pdf
copying images... [ 93%] _images/code_examples/techmap/mymul.pdf
copying images... [ 94%] _images/code_examples/techmap/mulshift.pdf
copying images... [ 95%] _images/code_examples/techmap/addshift.pdf
copying images... [ 97%] _images/primer/basics_abstractions.pdf
copying images... [ 98%] _images/primer/basics_flow.pdf
copying images... [ 99%] _images/primer/basics_parsetree.pdf
copying images... [100%] _images/primer/basics_ast.pdf
build succeeded.
The LaTeX files are in build/latex.
Run 'make' in that directory to run these through (pdf)latex
(use `make latexpdf' here to do that automatically).
Running LaTeX files through pdflatex...
make -C build/latex all-pdf
make[2]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/build/latex'
latexmk -pdf -dvi- -ps-  'yosyshqyosys.tex'
Rc files read:
  /etc/latexmkrc
  latexmkrc
Latexmk: This is Latexmk, John Collins, 7 Apr. 2024. Version 4.85.
No existing .aux file, so I'll make a simple one, and require run of *latex.
Latexmk: applying rule 'pdflatex'...
Rule 'pdflatex':  Reasons for rerun
Category 'other':
  Rerun of 'pdflatex' forced or previously required:
    Reason or flag: 'Initial setup'
------------
Run number 1 of rule 'pdflatex'
------------
------------
Running 'pdflatex   -recorder  "yosyshqyosys.tex"'
------------
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./yosyshqyosys.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22> (./sphinxmanual.cls
Document Class: sphinxmanual 2019/12/01 v2.3.0 Document class (Sphinx manual)
(/usr/share/texlive/texmf-dist/tex/latex/base/report.cls
Document Class: report 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size10.clo)))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/cmap/cmap.sty)
(/usr/share/texlive/texmf-dist/tex/latex/base/fontenc.sty<<t1.cmap>>)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/amssymb.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/amsfonts.sty))
(/usr/share/texlive/texmf-dist/tex/generic/babel/babel.sty
(/usr/share/texlive/texmf-dist/tex/generic/babel/txtbabel.def)
(/usr/share/texlive/texmf-dist/tex/generic/babel-english/english.ldf))
(/usr/share/texlive/texmf-dist/tex/generic/babel/locale/en/babel-english.tex)
(/usr/share/texlive/texmf-dist/tex/latex/tex-gyre/tgtermes.sty
(/usr/share/texlive/texmf-dist/tex/latex/kvoptions/kvoptions.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/keyval.sty)
(/usr/share/texlive/texmf-dist/tex/generic/ltxcmds/ltxcmds.sty)
(/usr/share/texlive/texmf-dist/tex/latex/kvsetkeys/kvsetkeys.sty)))
(/usr/share/texlive/texmf-dist/tex/latex/tex-gyre/tgheros.sty)
(/usr/share/texlive/texmf-dist/tex/latex/fncychap/fncychap.sty) (./sphinx.sty
(/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(./sphinxoptionshyperref.sty) (./sphinxoptionsgeometry.sty)
(/usr/share/texlive/texmf-dist/tex/latex/base/textcomp.sty)
(/usr/share/texlive/texmf-dist/tex/latex/float/float.sty)
(/usr/share/texlive/texmf-dist/tex/latex/wrapfig/wrapfig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/capt-of/capt-of.sty)
(/usr/share/texlive/texmf-dist/tex/latex/tools/multicol.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)))
(./sphinxlatexgraphics.sty) (./sphinxpackageboxes.sty
Package sphinx Warning: The package pict2e is required for rounded boxes.
(sphinx)                It does not seem to be available on your system.
(sphinx)                Options for setting radii will be ignored.
Package sphinx Warning: The package ellipse is required for elliptical corners.
(sphinx)                It does not seem to be available on your system.
(sphinx)                All non-straight corners will use circle arcs..
) (./sphinxlatexadmonitions.sty
(/usr/share/texlive/texmf-dist/tex/latex/framed/framed.sty))
(./sphinxlatexliterals.sty
(/usr/share/texlive/texmf-dist/tex/latex/fancyvrb/fancyvrb.sty)
(/usr/share/texlive/texmf-dist/tex/latex/base/alltt.sty)
(/usr/share/texlive/texmf-dist/tex/latex/upquote/upquote.sty)
(/usr/share/texlive/texmf-dist/tex/latex/needspace/needspace.sty))
(./sphinxlatexshadowbox.sty) (./sphinxlatexcontainers.sty)
(./sphinxhighlight.sty) (./sphinxlatextables.sty
(/usr/share/texlive/texmf-dist/tex/latex/tabulary/tabulary.sty
(/usr/share/texlive/texmf-dist/tex/latex/tools/array.sty))
(/usr/share/texlive/texmf-dist/tex/latex/tools/longtable.sty)
(/usr/share/texlive/texmf-dist/tex/latex/varwidth/varwidth.sty)
(/usr/share/texlive/texmf-dist/tex/latex/colortbl/colortbl.sty)
(/usr/share/texlive/texmf-dist/tex/latex/booktabs/booktabs.sty))
(./sphinxlatexnumfig.sty) (./sphinxlatexlists.sty) (./sphinxpackagefootnote.sty
) (./sphinxlatexindbibtoc.sty
(/usr/share/texlive/texmf-dist/tex/latex/base/makeidx.sty))
(./sphinxlatexstylepage.sty
(/usr/share/texlive/texmf-dist/tex/latex/parskip/parskip.sty
(/usr/share/texlive/texmf-dist/tex/latex/parskip/parskip-2001-04-09.sty))
(/usr/share/texlive/texmf-dist/tex/latex/fancyhdr/fancyhdr.sty))
(./sphinxlatexstyleheadings.sty
(/usr/share/texlive/texmf-dist/tex/latex/titlesec/titlesec.sty))
(./sphinxlatexstyletext.sty) (./sphinxlatexobjects.sty))
(/usr/share/texlive/texmf-dist/tex/latex/geometry/geometry.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifvtex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty)))
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/hyperref.sty
(/usr/share/texlive/texmf-dist/tex/generic/pdftexcmds/pdftexcmds.sty
(/usr/share/texlive/texmf-dist/tex/generic/infwarerr/infwarerr.sty))
(/usr/share/texlive/texmf-dist/tex/generic/kvdefinekeys/kvdefinekeys.sty)
(/usr/share/texlive/texmf-dist/tex/generic/pdfescape/pdfescape.sty)
(/usr/share/texlive/texmf-dist/tex/latex/hycolor/hycolor.sty)
(/usr/share/texlive/texmf-dist/tex/latex/letltxmacro/letltxmacro.sty)
(/usr/share/texlive/texmf-dist/tex/latex/auxhook/auxhook.sty)
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/nameref.sty
(/usr/share/texlive/texmf-dist/tex/latex/refcount/refcount.sty)
(/usr/share/texlive/texmf-dist/tex/generic/gettitlestring/gettitlestring.sty))
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/pd1enc.def)
(/usr/share/texlive/texmf-dist/tex/generic/intcalc/intcalc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/etexcmds/etexcmds.sty)
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/puenc.def)
(/usr/share/texlive/texmf-dist/tex/latex/url/url.sty)
(/usr/share/texlive/texmf-dist/tex/generic/bitset/bitset.sty
(/usr/share/texlive/texmf-dist/tex/generic/bigintcalc/bigintcalc.sty))
(/usr/share/texlive/texmf-dist/tex/latex/base/atbegshi-ltx.sty))
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/hpdftex.def
(/usr/share/texlive/texmf-dist/tex/latex/base/atveryend-ltx.sty)
(/usr/share/texlive/texmf-dist/tex/latex/rerunfilecheck/rerunfilecheck.sty
(/usr/share/texlive/texmf-dist/tex/generic/uniquecounter/uniquecounter.sty)))
(/usr/share/texlive/texmf-dist/tex/latex/oberdiek/hypcap.sty)
(./sphinxmessages.sty) (/usr/share/texlive/texmf-dist/tex/latex/lm/lmodern.sty)
 (/usr/share/texlive/texmf-dist/tex/latex/comment/comment.sty
Excluding comment 'comment')
Writing index file yosyshqyosys.idx
(/usr/share/texlive/texmf-dist/tex/latex/lm/t1lmr.fd)
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
(./yosyshqyosys.aux)
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
*geometry* driver: auto-detecting
*geometry* detected driver: pdftex
(/usr/share/texlive/texmf-dist/tex/latex/lm/t1lmss.fd)
(/usr/share/texlive/texmf-dist/tex/latex/lm/ot1lmr.fd)<<ot1.cmap>>
(/usr/share/texlive/texmf-dist/tex/latex/lm/omllmm.fd)
(/usr/share/texlive/texmf-dist/tex/latex/lm/omslmsy.fd)
(/usr/share/texlive/texmf-dist/tex/latex/lm/omxlmex.fd)
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/umsa.fd)
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/umsb.fd) [1{/var/lib/texmf/fo
nts/map/pdftex/updmap/pdftex.map}{/usr/share/texlive/texmf-dist/fonts/enc/dvips
/lm/lm-ec.enc}] [2]
No file yosyshqyosys.toc.
[1] [2]
LaTeX Warning: Hyper reference `introduction::doc' on page 1 undefined on input
 line 93.
LaTeX Warning: Hyper reference `getting_started/index::doc' on page 1 undefined
 on input line 94.
(/usr/share/texlive/texmf-dist/tex/latex/lm/ts1lmr.fd)
LaTeX Warning: Hyper reference `appendix/auxprogs:id1' on page 1 undefined on i
nput line 132.
Underfull \hbox (badness 10000) in paragraph at lines 131--133
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `bib:id25' on page 1 undefined on input line 140
.
Underfull \hbox (badness 10000) in paragraph at lines 139--141
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
(/usr/share/texlive/texmf-dist/tex/latex/lm/t1lmtt.fd)
LaTeX Warning: Hyper reference `cell/gate_reg_ff:id1' on page 1 undefined on in
put line 148.
Underfull \hbox (badness 10000) in paragraph at lines 147--149
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `cell/word_arith:arith._alu' on page 1 undefined
 on input line 152.
LaTeX Warning: Hyper reference `cell/word_arith:arith._fa' on page 1 undefined 
on input line 152.
LaTeX Warning: Hyper reference `cell/word_arith:arith._lcu' on page 1 undefined
 on input line 152.
LaTeX Warning: Hyper reference `cell/word_arith:id1' on page 1 undefined on inp
ut line 156.
Underfull \hbox (badness 10000) in paragraph at lines 155--157
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `cell/word_debug:debug._check' on page 1 undefin
ed on input line 163.
LaTeX Warning: Hyper reference `cell/word_formal:formal._assert' on page 1 unde
fined on input line 163.
LaTeX Warning: Hyper reference `cell/word_formal:formal._assume' on page 1 unde
fined on input line 163.
LaTeX Warning: Hyper reference `cell/word_formal:formal._live' on page 1 undefi
ned on input line 163.
LaTeX Warning: Hyper reference `cell/word_formal:formal._fair' on page 1 undefi
ned on input line 163.
LaTeX Warning: Hyper reference `cell/word_formal:formal._cover' on page 1 undef
ined on input line 163.
LaTeX Warning: Hyper reference `cell/word_formal:formal._equiv' on page 1 undef
ined on input line 163.
LaTeX Warning: Hyper reference `cell/word_formal:formal._initstate' on page 1 u
ndefined on input line 164.
LaTeX Warning: Hyper reference `cell/word_formal:formal._anyconst' on page 1 un
defined on input line 164.
LaTeX Warning: Hyper reference `cell/word_formal:formal._anyseq' on page 1 unde
fined on input line 164.
LaTeX Warning: Hyper reference `cell/word_formal:formal._anyinit' on page 1 und
efined on input line 164.
LaTeX Warning: Hyper reference `cell/word_formal:formal._allconst' on page 1 un
defined on input line 164.
LaTeX Warning: Hyper reference `cell/word_formal:formal._allseq' on page 1 unde
fined on input line 164.
LaTeX Warning: Hyper reference `cell/word_formal:formal._ff' on page 1 undefine
d on input line 167.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__FF_' on page 1 undefi
ned on input line 167.
LaTeX Warning: Hyper reference `cell/word_formal:id1' on page 1 undefined on in
put line 171.
Underfull \hbox (badness 10000) in paragraph at lines 170--172
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `cell/word_fsm:fsm._fsm' on page 1 undefined on 
input line 175.
[1{/usr/share/texlive/texmf-dist/fonts/enc/dvips/lm/lm-ts1.enc}]
LaTeX Warning: Hyper reference `cell/word_fsm:id1' on page 2 undefined on input
 line 179.
Underfull \hbox (badness 10000) in paragraph at lines 178--180
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `cell/word_spec:spec._specify2' on page 2 undefi
ned on input line 183.
LaTeX Warning: Hyper reference `cell/word_spec:spec._specify3' on page 2 undefi
ned on input line 183.
LaTeX Warning: Hyper reference `cell/word_spec:spec._specrule' on page 2 undefi
ned on input line 183.
LaTeX Warning: Hyper reference `cell/word_spec:id1' on page 2 undefined on inpu
t line 187.
Underfull \hbox (badness 10000) in paragraph at lines 186--188
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `cell/word_wire:wire._slice' on page 2 undefined
 on input line 191.
LaTeX Warning: Hyper reference `cell/word_wire:wire._concat' on page 2 undefine
d on input line 191.
LaTeX Warning: Hyper reference `cell/word_wire:id1' on page 2 undefined on inpu
t line 195.
Underfull \hbox (badness 10000) in paragraph at lines 194--196
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `getting_started/example_synth:id1' on page 2 un
defined on input line 203.
Underfull \hbox (badness 10000) in paragraph at lines 202--204
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `getting_started/example_synth:id2' on page 2 un
defined on input line 211.
Underfull \hbox (badness 10000) in paragraph at lines 210--212
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `getting_started/example_synth:id3' on page 2 un
defined on input line 219.
Underfull \hbox (badness 10000) in paragraph at lines 218--220
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 2 undefine
d on input line 223.
LaTeX Warning: Hyper reference `getting_started/example_synth:id4' on page 2 un
defined on input line 227.
Underfull \hbox (badness 10000) in paragraph at lines 226--228
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `cmd/wreduce:cmd-wreduce' on page 2 undefined on
 input line 231.
LaTeX Warning: Hyper reference `cmd/opt_clean:cmd-opt_clean' on page 2 undefine
d on input line 231.
LaTeX Warning: Hyper reference `getting_started/example_synth:id5' on page 2 un
defined on input line 235.
Underfull \hbox (badness 10000) in paragraph at lines 234--236
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `getting_started/example_synth:id6' on page 2 un
defined on input line 243.
Underfull \hbox (badness 10000) in paragraph at lines 242--244
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
[2]
LaTeX Warning: Hyper reference `index:id1' on page 3 undefined on input line 26
6.
Underfull \hbox (badness 10000) in paragraph at lines 265--267
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `introduction:id1' on page 3 undefined on input 
line 274.
Underfull \hbox (badness 10000) in paragraph at lines 273--275
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `introduction:id4' on page 3 undefined on input 
line 282.
Underfull \hbox (badness 10000) in paragraph at lines 281--283
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/more_scripting/index:id1' on page 3
 undefined on input line 290.
Underfull \hbox (badness 10000) in paragraph at lines 289--291
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 289--291
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/index.rst, line
LaTeX Warning: Hyper reference `using_yosys/more_scripting/index:id2' on page 3
 undefined on input line 298.
Underfull \hbox (badness 10000) in paragraph at lines 297--299
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 297--299
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/index.rst, line
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id1' on page 3 undefined on input line 306.
Underfull \hbox (badness 10000) in paragraph at lines 305--307
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 305--307
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
LaTeX Warning: Hyper reference `getting_started/scripting_intro::doc' on page 3
 undefined on input line 310.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id2' on page 3 undefined on input line 314.
Underfull \hbox (badness 10000) in paragraph at lines 313--315
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 313--315
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id4' on page 3 undefined on input line 322.
Underfull \hbox (badness 10000) in paragraph at lines 321--323
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 321--323
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
[3]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id5' on page 4 undefined on input line 330.
Underfull \hbox (badness 10000) in paragraph at lines 329--331
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 329--331
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id6' on page 4 undefined on input line 338.
Underfull \hbox (badness 10000) in paragraph at lines 337--339
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 337--339
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id7' on page 4 undefined on input line 346.
Underfull \hbox (badness 10000) in paragraph at lines 345--347
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 345--347
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id8' on page 4 undefined on input line 354.
Underfull \hbox (badness 10000) in paragraph at lines 353--355
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 353--355
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id9' on page 4 undefined on input line 362.
Underfull \hbox (badness 10000) in paragraph at lines 361--363
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 361--363
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id10' on page 4 undefined on input line 370.
Underfull \hbox (badness 10000) in paragraph at lines 369--371
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 369--371
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:id11' on page 4 undefined on input line 378.
Underfull \hbox (badness 10000) in paragraph at lines 377--379
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 377--379
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
[4]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/load_design:id1' on 
page 5 undefined on input line 386.
Underfull \hbox (badness 10000) in paragraph at lines 385--387
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 385--387
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/load_design.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/load_design:id2' on 
page 5 undefined on input line 395.
Underfull \hbox (badness 10000) in paragraph at lines 394--396
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 394--396
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/load_design.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/model_checking:id1' 
on page 5 undefined on input line 403.
Underfull \hbox (badness 10000) in paragraph at lines 402--404
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 402--404
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/model_checking:id2' 
on page 5 undefined on input line 411.
Underfull \hbox (badness 10000) in paragraph at lines 410--412
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 410--412
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/model_checking:id3' 
on page 5 undefined on input line 419.
Underfull \hbox (badness 10000) in paragraph at lines 418--420
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 418--420
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/model_checking:id4' 
on page 5 undefined on input line 427.
Underfull \hbox (badness 10000) in paragraph at lines 426--428
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 426--428
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
LaTeX Warning: Hyper reference `using_yosys/more_scripting/model_checking:id5' 
on page 5 undefined on input line 435.
Underfull \hbox (badness 10000) in paragraph at lines 434--436
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 434--436
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
LaTeX Warning: Hyper reference `getting_started/scripting_intro::doc' on page 5
 undefined on input line 439.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:id1' on p
age 5 undefined on input line 443.
Underfull \hbox (badness 10000) in paragraph at lines 442--444
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 442--444
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/selections.rst, line
[5]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:id3' on p
age 6 undefined on input line 451.
Underfull \hbox (badness 10000) in paragraph at lines 450--452
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 450--452
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/selections.rst, line
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:id4' on p
age 6 undefined on input line 459.
Underfull \hbox (badness 10000) in paragraph at lines 458--460
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 458--460
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/selections.rst, line
LaTeX Warning: Hyper reference `using_yosys/synthesis/abc:id1' on page 6 undefi
ned on input line 467.
Underfull \hbox (badness 10000) in paragraph at lines 466--468
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/cell_libs:id1' on page 6 
undefined on input line 475.
Underfull \hbox (badness 10000) in paragraph at lines 474--476
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/extract:id1' on page 6 un
defined on input line 484.
Underfull \hbox (badness 10000) in paragraph at lines 483--485
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/extract:id2' on page 6 un
defined on input line 492.
Underfull \hbox (badness 10000) in paragraph at lines 491--493
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory:id1' on page 6 und
efined on input line 500.
Underfull \hbox (badness 10000) in paragraph at lines 499--501
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory:id2' on page 6 und
efined on input line 508.
Underfull \hbox (badness 10000) in paragraph at lines 507--509
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
[6]
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory:id3' on page 7 und
efined on input line 516.
Underfull \hbox (badness 10000) in paragraph at lines 515--517
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt:id1' on page 7 undefi
ned on input line 524.
Underfull \hbox (badness 10000) in paragraph at lines 523--525
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `yosys_internals/index::doc' on page 7 undefined
 on input line 528.
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt:id2' on page 7 undefi
ned on input line 532.
Underfull \hbox (badness 10000) in paragraph at lines 531--533
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt:id4' on page 7 undefi
ned on input line 540.
Underfull \hbox (badness 10000) in paragraph at lines 539--541
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt:id5' on page 7 undefi
ned on input line 548.
Underfull \hbox (badness 10000) in paragraph at lines 547--549
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/proc:id1' on page 7 undef
ined on input line 556.
Underfull \hbox (badness 10000) in paragraph at lines 555--557
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/synth:id1' on page 7 unde
fined on input line 564.
Underfull \hbox (badness 10000) in paragraph at lines 563--565
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `using_yosys/synthesis/techmap_synth:id1' on pag
e 7 undefined on input line 572.
Underfull \hbox (badness 10000) in paragraph at lines 571--573
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 571--573
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/synthesis/techmap_synth.rst, line
LaTeX Warning: Hyper reference `using_yosys/synthesis/techmap_synth:id3' on pag
e 7 undefined on input line 580.
Underfull \hbox (badness 10000) in paragraph at lines 579--581
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 579--581
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/synthesis/techmap_synth.rst, line
[7]
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions:id1'
 on page 8 undefined on input line 588.
Underfull \hbox (badness 10000) in paragraph at lines 587--589
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 587--589
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions:id2'
 on page 8 undefined on input line 596.
Underfull \hbox (badness 10000) in paragraph at lines 595--597
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 595--597
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions:id3'
 on page 8 undefined on input line 604.
Underfull \hbox (badness 10000) in paragraph at lines 603--605
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 603--605
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions:id4'
 on page 8 undefined on input line 612.
Underfull \hbox (badness 10000) in paragraph at lines 611--613
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 611--613
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions:id5'
 on page 8 undefined on input line 620.
Underfull \hbox (badness 10000) in paragraph at lines 619--621
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 619--621
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions:id6'
 on page 8 undefined on input line 628.
Underfull \hbox (badness 10000) in paragraph at lines 627--629
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 627--629
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions:id7'
 on page 8 undefined on input line 636.
Underfull \hbox (badness 10000) in paragraph at lines 635--637
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 635--637
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
[8]
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions:id8'
 on page 9 undefined on input line 644.
Underfull \hbox (badness 10000) in paragraph at lines 643--645
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 643--645
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions:id9'
 on page 9 undefined on input line 652.
Underfull \hbox (badness 10000) in paragraph at lines 651--653
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 651--653
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/test_suites:id1
' on page 9 undefined on input line 660.
Underfull \hbox (badness 10000) in paragraph at lines 659--661
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 659--661
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/test_suites.rst,
LaTeX Warning: Hyper reference `yosys_internals/flow/control_and_data:id1' on p
age 9 undefined on input line 668.
Underfull \hbox (badness 10000) in paragraph at lines 667--669
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 667--669
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/flow/control_and_data.rst,
LaTeX Warning: Hyper reference `yosys_internals/flow/overview:id1' on page 9 un
defined on input line 676.
Underfull \hbox (badness 10000) in paragraph at lines 675--677
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd' on page 9 undefined o
n input line 683.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr' on page 9 undefined o
n input line 683.
LaTeX Warning: Hyper reference `yosys_internals/flow/verilog_frontend:id1' on p
age 9 undefined on input line 688.
Underfull \hbox (badness 10000) in paragraph at lines 687--689
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 687--689
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/flow/verilog_frontend.rst, line
LaTeX Warning: Hyper reference `yosys_internals/flow/verilog_frontend:id2' on p
age 9 undefined on input line 700.
Underfull \hbox (badness 10000) in paragraph at lines 699--701
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 699--701
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/flow/verilog_frontend.rst, line
[9]
LaTeX Warning: Hyper reference `yosys_internals/index:id1' on page 10 undefined
 on input line 708.
Underfull \hbox (badness 10000) in paragraph at lines 707--709
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `yosys_internals/index:id2' on page 10 undefined
 on input line 716.
Underfull \hbox (badness 10000) in paragraph at lines 715--717
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
LaTeX Warning: Hyper reference `yosys_internals/techmap:id1' on page 10 undefin
ed on input line 724.
Underfull \hbox (badness 10000) in paragraph at lines 723--725
[]\T1/lmr/m/n/10 (The orig-i-nal en-try is lo-cated in /builddir/build/BUILD/yo
sys-0.47-build/yosys-
[10]
Chapter 1.
[11 <./logo.png>] [12] [13] [14 <./levels_of_abstraction.pdf>] [15] [16]
Chapter 2.
[17]
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 18 undefined on inpu
t line 1168.
[18]
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/test_suites::do
c' on page 19 undefined on input line 1224.
LaTeX Warning: Hyper reference `appendix/auxlibs::doc' on page 19 undefined on 
input line 1275.
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 19 undefin
ed on input line 1285.
LaTeX Warning: Hyper reference `cmd/submod:cmd-submod' on page 19 undefined on 
input line 1285.
LaTeX Warning: Hyper reference `cmd/uniquify:cmd-uniquify' on page 19 undefined
 on input line 1285.
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/test_suites::do
c' on page 19 undefined on input line 1295.
[19]
LaTeX Warning: Hyper reference `cmd/synth_ice40:cmd-synth_ice40' on page 20 und
efined on input line 1330.
LaTeX Warning: Hyper reference `cmd/synth_ice40:cmd-synth_ice40' on page 20 und
efined on input line 1331.
LaTeX Warning: Hyper reference `using_yosys/synthesis/synth::doc' on page 20 un
defined on input line 1342.
[20] [21]
LaTeX Warning: Hyper reference `getting_started/example_synth:fifo-v' on page 2
2 undefined on input line 1445.
LaTeX Warning: Hyper reference `yosys_internals/flow/verilog_frontend::doc' on 
page 22 undefined on input line 1447.
(/usr/share/texlive/texmf-dist/tex/latex/lm/ts1lmtt.fd)
LaTeX Warning: Hyper reference `using_yosys/more_scripting/load_design::doc' on
 page 22 undefined on input line 1468.
LaTeX Warning: Hyper reference `cmd/help:cmd-help' on page 22 undefined on inpu
t line 1487.
LaTeX Warning: Hyper reference `cmd/synth_ice40:cmd-synth_ice40' on page 22 und
efined on input line 1488.
[22]
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 23 undefin
ed on input line 1553.
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 23 undefin
ed on input line 1554.
[23]
pdfTeX warning: pdflatex (file ./addr_gen_hier.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 24 undefin
ed on input line 1588.
LaTeX Warning: Hyper reference `getting_started/example_synth:addr-gen-v' on pa
ge 24 undefined on input line 1592.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 24 undefi
ned on input line 1593.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 24 undefin
ed on input line 1593.
LaTeX Warning: Hyper reference `cmd/proc::doc' on page 24 undefined on input li
ne 1601.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 24 undefined on inpu
t line 1601.
LaTeX Warning: Hyper reference `cmd/synth_ice40:cmd-synth_ice40' on page 24 und
efined on input line 1602.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 24 undefined on inpu
t line 1603.
[24 <./addr_gen_hier.pdf>]
pdfTeX warning: pdflatex (file ./addr_gen_proc.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 25 undefined on
 input line 1622.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adff' on page 25 undefined o
n input line 1623.
LaTeX Warning: Hyper reference `using_yosys/synthesis/proc::doc' on page 25 und
efined on input line 1625.
LaTeX Warning: Hyper reference `getting_started/example_synth:addr-gen-proc' on
 page 25 undefined on input line 1628.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 25 undefined on in
put line 1632.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 25 undefined
 on input line 1632.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 25 undefined on inpu
t line 1633.
pdfTeX warning: pdflatex (file ./addr_gen_clean.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 25 undefin
ed on input line 1648.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 25 undefined
 on input line 1652.
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt::doc' on page 25 unde
fined on input line 1654.
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt:adv-opt-expr' on page
 25 undefined on input line 1655.
LaTeX Warning: Hyper reference `cmd/clean::doc' on page 25 undefined on input l
ine 1659.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 25 undefined on in
put line 1666.
[25 <./addr_gen_proc.pdf> <./addr_gen_clean.pdf
pdfTeX warning: pdflatex (file ./addr_gen_clean.pdf): PDF inclusion: multiple p
dfs with page group included in a single page
>]
LaTeX Warning: Hyper reference `using_yosys/synthesis/proc::doc' on page 26 und
efined on input line 1685.
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt::doc' on page 26 unde
fined on input line 1689.
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 26 undefin
ed on input line 1705.
LaTeX Warning: Hyper reference `cmd/design::doc' on page 26 undefined on input 
line 1715.
LaTeX Warning: Hyper reference `cmd/read_verilog::doc' on page 26 undefined on 
input line 1719.
[26]
LaTeX Warning: Hyper reference `cmd/read_verilog:cmd-read_verilog' on page 27 u
ndefined on input line 1769.
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 27 undefin
ed on input line 1770.
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 27 undefin
ed on input line 1778.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 27 undefined on inpu
t line 1795.
LaTeX Warning: Hyper reference `getting_started/example_synth:synth-begin' on p
age 27 undefined on input line 1795.
LaTeX Warning: Hyper reference `cmd/show::doc' on page 27 undefined on input li
ne 1798.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 27 undefined on inpu
t line 1798.
LaTeX Warning: Hyper reference `getting_started/scripting_intro:show-intro' on 
page 27 undefined on input line 1802.
LaTeX Warning: Hyper reference `getting_started/scripting_intro::doc' on page 2
7 undefined on input line 1802.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 27 undefined on inpu
t line 1803.
pdfTeX warning: pdflatex (file ./rdata_proc.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 27 undefined on inpu
t line 1810.
LaTeX Warning: Hyper reference `getting_started/example_synth:addr-gen-proc' on
 page 27 undefined on input line 1814.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd' on page 27 undefined 
on input line 1820.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd' on page 27 undefined 
on input line 1823.
LaTeX Warning: Hyper reference `using_yosys/synthesis/proc::doc' on page 27 und
efined on input line 1831.
[27{/usr/share/texlive/texmf-dist/fonts/enc/dvips/lm/lm-mathit.enc}{/usr/share/
texlive/texmf-dist/fonts/enc/dvips/lm/lm-mathsy.enc}]
LaTeX Warning: Hyper reference `cmd/synth_ice40:cmd-synth_ice40' on page 28 und
efined on input line 1842.
LaTeX Warning: Hyper reference `cmd/flatten:cmd-flatten' on page 28 undefined o
n input line 1852.
pdfTeX warning: pdflatex (file ./rdata_flat.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `getting_started/example_synth:addr-gen-proc' on
 page 28 undefined on input line 1882.
LaTeX Warning: Hyper reference `getting_started/example_synth:rdata-proc' on pa
ge 28 undefined on input line 1883.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd' on page 28 undefined 
on input line 1885.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 28 undefined on in
put line 1886.
LaTeX Warning: Hyper reference `getting_started/example_synth:flat-clean' on pa
ge 28 undefined on input line 1887.
LaTeX Warning: Hyper reference `cmd/flatten:cmd-flatten' on page 28 undefined o
n input line 1891.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 28 undefined on in
put line 1891.
LaTeX Warning: Hyper reference `cmd/echo:cmd-echo' on page 28 undefined on inpu
t line 1895.
LaTeX Warning: Hyper reference `cmd/tribuf:cmd-tribuf' on page 28 undefined on 
input line 1901.
LaTeX Warning: Hyper reference `cmd/deminout:cmd-deminout' on page 28 undefined
 on input line 1901.
[28 <./rdata_proc.pdf>]
LaTeX Warning: Hyper reference `getting_started/example_synth:synth-flatten' on
 page 29 undefined on input line 1923.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 29 undefined on inpu
t line 1923.
LaTeX Warning: Hyper reference `getting_started/example_synth:synth-begin' on p
age 29 undefined on input line 1924.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 29 undefined
 on input line 1945.
LaTeX Warning: Hyper reference `cmd/opt_clean:cmd-opt_clean' on page 29 undefin
ed on input line 1945.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 29 undefined on in
put line 1945.
LaTeX Warning: Hyper reference `cmd/check:cmd-check' on page 29 undefined on in
put line 1946.
LaTeX Warning: Hyper reference `cmd/fsm::doc' on page 29 undefined on input lin
e 1956.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 29 undefined on input 
line 1956.
LaTeX Warning: Hyper reference `cmd/fsm:cmd-fsm' on page 29 undefined on input 
line 1956.
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt::doc' on page 29 unde
fined on input line 1957.
LaTeX Warning: Hyper reference `using_yosys/synthesis/fsm::doc' on page 29 unde
fined on input line 1958.
[29 <./rdata_flat.pdf>]
LaTeX Warning: Hyper reference `getting_started/example_synth:rdata-flat' on pa
ge 30 undefined on input line 1962.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 30 undefined on input 
line 1962.
LaTeX Warning: Hyper reference `cmd/opt_dff:cmd-opt_dff' on page 30 undefined o
n input line 1963.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 30 undefined on
 input line 1964.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adff' on page 30 undefined o
n input line 1964.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adffe' on page 30 undefined 
on input line 1964.
LaTeX Warning: Hyper reference `cmd/opt_dff:cmd-opt_dff' on page 30 undefined o
n input line 1968.
pdfTeX warning: pdflatex (file ./rdata_adffe.pdf): PDF inclusion: found PDF ver
sion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/opt_dff:cmd-opt_dff' on page 30 undefined o
n input line 1982.
LaTeX Warning: Hyper reference `using_yosys/synthesis/fsm::doc' on page 30 unde
fined on input line 1992.
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt::doc' on page 30 unde
fined on input line 1996.
[30 <./rdata_adffe.pdf>]
LaTeX Warning: Hyper reference `cmd/wreduce::doc' on page 31 undefined on input
 line 2023.
LaTeX Warning: Hyper reference `cmd/wreduce:cmd-wreduce' on page 31 undefined o
n input line 2026.
[31]
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 32 undefi
ned on input line 2068.
LaTeX Warning: Hyper reference `cmd/wreduce:cmd-wreduce' on page 32 undefined o
n input line 2073.
LaTeX Warning: Hyper reference `cmd/opt_clean:cmd-opt_clean' on page 32 undefin
ed on input line 2073.
pdfTeX warning: pdflatex (file ./rdata_wreduce.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/wreduce:cmd-wreduce' on page 32 undefined o
n input line 2081.
LaTeX Warning: Hyper reference `cmd/peepopt::doc' on page 32 undefined on input
 line 2084.
LaTeX Warning: Hyper reference `cmd/share::doc' on page 32 undefined on input l
ine 2084.
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt::doc' on page 32 unde
fined on input line 2086.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 32 undefined o
n input line 2090.
LaTeX Warning: Hyper reference `using_yosys/synthesis/techmap_synth::doc' on pa
ge 32 undefined on input line 2091.
LaTeX Warning: Hyper reference `cmd/memory_dff::doc' on page 32 undefined on in
put line 2095.
LaTeX Warning: Hyper reference `cmd/memory_dff:cmd-memory_dff' on page 32 undef
ined on input line 2098.
pdfTeX warning: pdflatex (file ./rdata_memrdv2.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/memory_dff:cmd-memory_dff' on page 32 undef
ined on input line 2111.
LaTeX Warning: Hyper reference `cmd/memory_dff:cmd-memory_dff' on page 32 undef
ined on input line 2114.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 32 undefined on
 input line 2114.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd' on page 32 undefined 
on input line 2115.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 32 undefin
ed on input line 2115.
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt::doc' on page 32 unde
fined on input line 2128.
[32 <./rdata_wreduce.pdf>]
LaTeX Warning: Hyper reference `using_yosys/synthesis/techmap_synth::doc' on pa
ge 33 undefined on input line 2132.
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory::doc' on page 33 u
ndefined on input line 2136.
LaTeX Warning: Hyper reference `cmd/synth_ice40:cmd-synth_ice40' on page 33 und
efined on input line 2148.
LaTeX Warning: Hyper reference `cell/word_binary:binary._mul' on page 33 undefi
ned on input line 2173.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 33 undefined o
n input line 2176.
LaTeX Warning: Hyper reference `cell/word_binary:binary._mul' on page 33 undefi
ned on input line 2176.
LaTeX Warning: Hyper reference `cmd/chtype:cmd-chtype' on page 33 undefined on 
input line 2179.
LaTeX Warning: Hyper reference `cell/word_binary:binary._mul' on page 33 undefi
ned on input line 2179.
LaTeX Warning: Hyper reference `cmd/setattr:cmd-setattr' on page 33 undefined o
n input line 2187.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 33 undefined
 on input line 2188.
[33 <./rdata_memrdv2.pdf>]
LaTeX Warning: Hyper reference `cmd/ice40_dsp:cmd-ice40_dsp' on page 34 undefin
ed on input line 2198.
LaTeX Warning: Hyper reference `cmd/memory_dff:cmd-memory_dff' on page 34 undef
ined on input line 2198.
LaTeX Warning: Hyper reference `using_yosys/synthesis/techmap_synth::doc' on pa
ge 34 undefined on input line 2209.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 34 undefi
ned on input line 2230.
LaTeX Warning: Hyper reference `cell/word_arith:arith._alu' on page 34 undefine
d on input line 2231.
LaTeX Warning: Hyper reference `cell/word_arith:arith._macc' on page 34 undefin
ed on input line 2231.
LaTeX Warning: Hyper reference `cmd/alumacc:cmd-alumacc' on page 34 undefined o
n input line 2232.
LaTeX Warning: Hyper reference `cmd/alumacc:cmd-alumacc' on page 34 undefined o
n input line 2236.
pdfTeX warning: pdflatex (file ./rdata_alumacc.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/alumacc:cmd-alumacc' on page 34 undefined o
n input line 2261.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 34 undefined on input 
line 2264.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 34 undefi
ned on input line 2266.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sub' on page 34 undefi
ned on input line 2266.
LaTeX Warning: Hyper reference `cmd/memory::doc' on page 34 undefined on input 
line 2269.
LaTeX Warning: Hyper reference `cmd/memory:cmd-memory' on page 34 undefined on 
input line 2269.
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory::doc' on page 34 u
ndefined on input line 2271.
LaTeX Warning: Hyper reference `cmd/memory_collect:cmd-memory_collect' on page 
34 undefined on input line 2272.
LaTeX Warning: Hyper reference `cmd/memory_collect:cmd-memory_collect' on page 
34 undefined on input line 2274.
[34]
pdfTeX warning: pdflatex (file ./rdata_coarse.pdf): PDF inclusion: found PDF ve
rsion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/memory_collect:cmd-memory_collect' on page 
35 undefined on input line 2282.
LaTeX Warning: Hyper reference `cmd/memory_collect:cmd-memory_collect' on page 
35 undefined on input line 2285.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 35 undefin
ed on input line 2286.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 35 undefined
 on input line 2286.
LaTeX Warning: Hyper reference `getting_started/example_synth:fifo-v' on page 3
5 undefined on input line 2287.
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt::doc' on page 35 unde
fined on input line 2300.
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory::doc' on page 35 u
ndefined on input line 2304.
LaTeX Warning: Hyper reference `getting_started/example_synth:synth-begin' on p
age 35 undefined on input line 2323.
LaTeX Warning: Hyper reference `getting_started/example_synth:map-ram' on page 
35 undefined on input line 2324.
[35 <./rdata_alumacc.pdf>] [36 <./rdata_coarse.pdf>]
LaTeX Warning: Hyper reference `cmd/memory_libmap:cmd-memory_libmap' on page 37
 undefined on input line 2344.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 37 undefined o
n input line 2345.
pdfTeX warning: pdflatex (file ./rdata_map_ram.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `getting_started/example_synth:map-ram' on page 
37 undefined on input line 2359.
LaTeX Warning: Hyper reference `getting_started/example_synth:map-ram' on page 
37 undefined on input line 2362.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 37 undefined
 on input line 2362.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 37 undefined on
 input line 2364.
LaTeX Warning: Hyper reference `getting_started/example_synth:fifo-v' on page 3
7 undefined on input line 2365.
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory:no-rw-check' on pa
ge 37 undefined on input line 2369.
[37 <./rdata_map_ram.pdf>]
LaTeX Warning: Hyper reference `cmd/memory_libmap:cmd-memory_libmap' on page 38
 undefined on input line 2373.
LaTeX Warning: Hyper reference `cmd/debug:cmd-debug' on page 38 undefined on in
put line 2373.
[38]
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 39 undefined o
n input line 2443.
LaTeX Warning: Hyper reference `cmd/memory_map:cmd-memory_map' on page 39 undef
ined on input line 2445.
pdfTeX warning: pdflatex (file ./rdata_map_ffram.pdf): PDF inclusion: found PDF
 version <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `getting_started/example_synth:map-ffram' on pag
e 39 undefined on input line 2459.
LaTeX Warning: Hyper reference `cmd/opt_clean:cmd-opt_clean' on page 39 undefin
ed on input line 2464.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 39 undefined on
 input line 2465.
LaTeX Warning: Hyper reference `using_yosys/synthesis/techmap_synth::doc' on pa
ge 39 undefined on input line 2478.
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory::doc' on page 39 u
ndefined on input line 2482.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 39 undefined o
n input line 2494.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 39 undefined on
 input line 2495.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adffe' on page 39 undefined 
on input line 2495.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__MUX_' on pa
ge 39 undefined on input line 2496.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP0P_' on page 3
9 undefined on input line 2496.
LaTeX Warning: Hyper reference `cell/word_arith:arith._alu' on page 39 undefine
d on input line 2496.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__OR_' on pag
e 39 undefined on input line 2497.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__NOT_' on pa
ge 39 undefined on input line 2497.
LaTeX Warning: Hyper reference `cell/word_logic:logic._lut' on page 39 undefine
d on input line 2497.
pdfTeX warning: pdflatex (file ./rdata_map_gates.pdf): PDF inclusion: found PDF
 version <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `getting_started/example_synth:map-gates' on pag
e 39 undefined on input line 2513.
LaTeX Warning: Hyper reference `using_yosys/synthesis/techmap_synth::doc' on pa
ge 39 undefined on input line 2520.
[39] [40 <./rdata_map_ffram.pdf>] [41 <./rdata_map_gates.pdf>]
LaTeX Warning: Hyper reference `cmd/dfflegalize:cmd-dfflegalize' on page 42 und
efined on input line 2530.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 42 undefined o
n input line 2531.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP0P_' on page 4
2 undefined on input line 2531.
LaTeX Warning: Hyper reference `cmd/simplemap:cmd-simplemap' on page 42 undefin
ed on input line 2535.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__MUX_' on pa
ge 42 undefined on input line 2537.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__AND_' on pa
ge 42 undefined on input line 2538.
pdfTeX warning: pdflatex (file ./rdata_map_ffs.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `getting_started/example_synth:map-ffs' on page 
42 undefined on input line 2554.
LaTeX Warning: Hyper reference `using_yosys/synthesis/techmap_synth::doc' on pa
ge 42 undefined on input line 2561.
LaTeX Warning: Hyper reference `cmd/abc:cmd-abc' on page 42 undefined on input 
line 2571.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 42 undefined o
n input line 2571.
LaTeX Warning: Hyper reference `cell/word_logic:logic._lut' on page 42 undefine
d on input line 2572.
LaTeX Warning: Hyper reference `cmd/abc9:cmd-abc9' on page 42 undefined on inpu
t line 2572.
LaTeX Warning: Hyper reference `cmd/abc:cmd-abc' on page 42 undefined on input 
line 2573.
LaTeX Warning: Hyper reference `using_yosys/synthesis/abc::doc' on page 42 unde
fined on input line 2574.
pdfTeX warning: pdflatex (file ./rdata_map_luts.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `getting_started/example_synth:map-luts' on page
 42 undefined on input line 2597.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 42 undefined o
n input line 2600.
LaTeX Warning: Hyper reference `cell/word_logic:logic._lut' on page 42 undefine
d on input line 2600.
[42] [43 <./rdata_map_ffs.pdf>] [44 <./rdata_map_luts.pdf>]
pdfTeX warning: pdflatex (file ./rdata_map_cells.pdf): PDF inclusion: found PDF
 version <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `getting_started/example_synth:map-cells' on pag
e 45 undefined on input line 2614.
LaTeX Warning: Hyper reference `using_yosys/synthesis/techmap_synth::doc' on pa
ge 45 undefined on input line 2624.
LaTeX Warning: Hyper reference `using_yosys/synthesis/abc::doc' on page 45 unde
fined on input line 2628.
LaTeX Warning: Hyper reference `cmd/hilomap:cmd-hilomap' on page 45 undefined o
n input line 2643.
LaTeX Font Warning: Font shape `T1/lmr/b/it' in size <10> not available
(Font)              Font shape `T1/lmr/b/sl' tried instead on input line 2643.
LaTeX Font Warning: Font shape `T1/lmtt/b/it' in size <10> not available
(Font)              Font shape `T1/lmtt/b/sl' tried instead on input line 2643.
LaTeX Warning: Hyper reference `cmd/iopadmap:cmd-iopadmap' on page 45 undefined
 on input line 2649.
LaTeX Warning: Hyper reference `getting_started/example_synth:map-cells' on pag
e 45 undefined on input line 2656.
LaTeX Warning: Hyper reference `getting_started/example_synth:check' on page 45
 undefined on input line 2657.
[45 <./rdata_map_cells.pdf>]
LaTeX Warning: Hyper reference `cmd/autoname::doc' on page 46 undefined on inpu
t line 2680.
LaTeX Warning: Hyper reference `cmd/stat::doc' on page 46 undefined on input li
ne 2684.
LaTeX Warning: Hyper reference `cmd/blackbox::doc' on page 46 undefined on inpu
t line 2688.
LaTeX Warning: Hyper reference `cmd/stat:cmd-stat' on page 46 undefined on inpu
t line 2693.
LaTeX Warning: Hyper reference `cmd/stat:cmd-stat' on page 46 undefined on inpu
t line 2696.
LaTeX Warning: Hyper reference `cmd/stat:cmd-stat' on page 46 undefined on inpu
t line 2726.
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 46 undefin
ed on input line 2728.
LaTeX Warning: Hyper reference `cmd/stat:cmd-stat' on page 46 undefined on inpu
t line 2732.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 46 undefined on inpu
t line 2733.
LaTeX Warning: Hyper reference `cmd/stat:cmd-stat' on page 46 undefined on inpu
t line 2738.
[46]
LaTeX Warning: Hyper reference `cmd/write_blif::doc' on page 47 undefined on in
put line 2797.
LaTeX Warning: Hyper reference `cmd/write_edif::doc' on page 47 undefined on in
put line 2801.
LaTeX Warning: Hyper reference `cmd/write_json::doc' on page 47 undefined on in
put line 2805.
LaTeX Warning: Hyper reference `cmd/read_json:cmd-read_json' on page 47 undefin
ed on input line 2814.
LaTeX Warning: Hyper reference `cmd/synth_ice40::doc' on page 47 undefined on i
nput line 2825.
[47{/usr/share/texlive/texmf-dist/fonts/enc/dvips/lm/lm-rm.enc}]
LaTeX Warning: Hyper reference `cmd/read_verilog:cmd-read_verilog' on page 48 u
ndefined on input line 2844.
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 48 undefin
ed on input line 2844.
LaTeX Warning: Hyper reference `cmd/exec:cmd-exec' on page 48 undefined on inpu
t line 2879.
LaTeX Warning: Hyper reference `getting_started/example_synth::doc' on page 48 
undefined on input line 2888.
LaTeX Warning: Hyper reference `getting_started/example_synth:addr-gen-example'
 on page 48 undefined on input line 2893.
LaTeX Warning: Hyper reference `getting_started/example_synth:addr-gen-example'
 on page 48 undefined on input line 2893.
Overfull \vbox (1.28717pt too high) detected at line 2917
[48]
LaTeX Warning: Hyper reference `cmd/echo:cmd-echo' on page 49 undefined on inpu
t line 2922.
LaTeX Warning: Hyper reference `getting_started/example_synth:hierarchy-output'
 on page 49 undefined on input line 2924.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 49 undefined on 
input line 2933.
LaTeX Warning: Hyper reference `cmd/synth_ice40:cmd-synth_ice40' on page 49 und
efined on input line 2933.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 49 undefined on 
input line 2940.
[49]
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 50 undefi
ned on input line 2992.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 50 undefin
ed on input line 2992.
LaTeX Warning: Hyper reference `getting_started/example_synth:addr-gen-hier' on
 page 50 undefined on input line 2993.
LaTeX Warning: Hyper reference `getting_started/scripting_intro:fifo-ys' on pag
e 50 undefined on input line 3009.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 50 undefined on in
put line 3021.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections::doc' on 
page 50 undefined on input line 3026.
LaTeX Warning: Hyper reference `cmd/select::doc' on page 50 undefined on input 
line 3027.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 50 undefined on 
input line 3033.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 50 undefined on inpu
t line 3034.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 50 undefined on inpu
t line 3035.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:interactive-show' on page 50 undefined on input line 3037.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation::doc' on page 50 undefined on input line 3038.
pdfTeX warning: pdflatex (file ./addr_gen_show.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 50 undefin
ed on input line 3047.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 50 undefined on inpu
t line 3051.
LaTeX Warning: Hyper reference `getting_started/scripting_intro:fifo-ys' on pag
e 50 undefined on input line 3059.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 50 undefined on inpu
t line 3071.
[50]
LaTeX Warning: Hyper reference `getting_started/scripting_intro:select-intro' o
n page 51 undefined on input line 3099.
LaTeX Warning: Hyper reference `getting_started/scripting_intro:select-new-cell
s' on page 51 undefined on input line 3102.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 51 undefi
ned on input line 3105.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 51 undefin
ed on input line 3106.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 51 undefined on inpu
t line 3106.
pdfTeX warning: pdflatex (file ./new_cells_show.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `getting_started/example_synth::doc' on page 51 
undefined on input line 3126.
LaTeX Warning: Hyper reference `cmd/help:cmd-help' on page 51 undefined on inpu
t line 3143.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 51 undefined on inpu
t line 3143.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 51 undefined on inpu
t line 3143.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 51 undefined on inpu
t line 3148.
[51 <./addr_gen_show.pdf>] [52 <./new_cells_show.pdf>]
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 53 undefined on inpu
t line 3156.
LaTeX Warning: Hyper reference `cmd/show::doc' on page 53 undefined on input li
ne 3157.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:interactive-show' on page 53 undefined on input line 3163.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation::doc' on page 53 undefined on input line 3164.
[53] [54]
Chapter 3.
LaTeX Warning: Hyper reference `using_yosys/synthesis/index::doc' on page 55 un
defined on input line 3179.
LaTeX Warning: Hyper reference `getting_started/example_synth::doc' on page 55 
undefined on input line 3180.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/index::doc' on page 
55 undefined on input line 3181.
LaTeX Warning: Hyper reference `getting_started/example_synth::doc' on page 55 
undefined on input line 3191.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 55 undefined on inpu
t line 3198.
LaTeX Warning: Hyper reference `cmd/fsm:cmd-fsm' on page 55 undefined on input 
line 3198.
LaTeX Warning: Hyper reference `cmd/memory:cmd-memory' on page 55 undefined on 
input line 3198.
LaTeX Warning: Hyper reference `cmd/wreduce:cmd-wreduce' on page 55 undefined o
n input line 3200.
LaTeX Warning: Hyper reference `cmd/share:cmd-share' on page 55 undefined on in
put line 3200.
LaTeX Warning: Hyper reference `cmd/alumacc:cmd-alumacc' on page 55 undefined o
n input line 3200.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 55 undefined on input 
line 3200.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 55 undefined o
n input line 3201.
LaTeX Warning: Hyper reference `cmd/abc:cmd-abc' on page 55 undefined on input 
line 3207.
LaTeX Warning: Hyper reference `cmd/abc9:cmd-abc9' on page 55 undefined on inpu
t line 3207.
LaTeX Warning: Hyper reference `cmd/simplemap:cmd-simplemap' on page 55 undefin
ed on input line 3207.
LaTeX Warning: Hyper reference `cmd/dfflegalize:cmd-dfflegalize' on page 55 und
efined on input line 3207.
LaTeX Warning: Hyper reference `cmd/memory_map:cmd-memory_map' on page 55 undef
ined on input line 3208.
LaTeX Warning: Hyper reference `cmd/synth_achronix::doc' on page 55 undefined o
n input line 3231.
LaTeX Warning: Hyper reference `cmd/synth_anlogic::doc' on page 55 undefined on
 input line 3235.
LaTeX Warning: Hyper reference `cmd/synth_coolrunner2::doc' on page 55 undefine
d on input line 3239.
LaTeX Warning: Hyper reference `cmd/synth_easic::doc' on page 55 undefined on i
nput line 3243.
LaTeX Warning: Hyper reference `cmd/synth_ecp5::doc' on page 55 undefined on in
put line 3247.
[55]
LaTeX Warning: Hyper reference `cmd/synth_efinix::doc' on page 56 undefined on 
input line 3251.
LaTeX Warning: Hyper reference `cmd/synth_fabulous::doc' on page 56 undefined o
n input line 3255.
LaTeX Warning: Hyper reference `cmd/synth_gatemate::doc' on page 56 undefined o
n input line 3259.
LaTeX Warning: Hyper reference `cmd/synth_gowin::doc' on page 56 undefined on i
nput line 3263.
LaTeX Warning: Hyper reference `cmd/synth_greenpak4::doc' on page 56 undefined 
on input line 3267.
LaTeX Warning: Hyper reference `cmd/synth_ice40::doc' on page 56 undefined on i
nput line 3271.
LaTeX Warning: Hyper reference `cmd/synth_intel::doc' on page 56 undefined on i
nput line 3275.
LaTeX Warning: Hyper reference `cmd/synth_intel_alm::doc' on page 56 undefined 
on input line 3279.
LaTeX Warning: Hyper reference `cmd/synth_lattice::doc' on page 56 undefined on
 input line 3283.
LaTeX Warning: Hyper reference `cmd/synth_nexus::doc' on page 56 undefined on i
nput line 3287.
LaTeX Warning: Hyper reference `cmd/synth_quicklogic::doc' on page 56 undefined
 on input line 3291.
LaTeX Warning: Hyper reference `cmd/synth_sf2::doc' on page 56 undefined on inp
ut line 3295.
LaTeX Warning: Hyper reference `cmd/synth_xilinx::doc' on page 56 undefined on 
input line 3299.
LaTeX Warning: Hyper reference `cmd/prep::doc' on page 56 undefined on input li
ne 3308.
LaTeX Warning: Hyper reference `cmd/prep:cmd-prep' on page 56 undefined on inpu
t line 3313.
LaTeX Warning: Hyper reference `getting_started/example_synth::doc' on page 56 
undefined on input line 3341.
[56]
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 57 undefined on inpu
t line 3351.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 57 undefined on inpu
t line 3357.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 57 undefined
 on input line 3373.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 57 undefined on inpu
t line 3376.
LaTeX Warning: Hyper reference `cmd/proc::doc' on page 57 undefined on input li
ne 3377.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 57 undefined on inpu
t line 3381.
pdfTeX warning: pdflatex (file ./proc_01.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./proc_02.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
[57] [58 <./proc_01.pdf> <./proc_02.pdf
pdfTeX warning: pdflatex (file ./proc_02.pdf): PDF inclusion: multiple pdfs wit
h page group included in a single page
>]
pdfTeX warning: pdflatex (file ./proc_03.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
Underfull \vbox (badness 2173) detected at line 3469
[59 <./proc_03.pdf>]
LaTeX Warning: Hyper reference `cmd/fsm:cmd-fsm' on page 60 undefined on input 
line 3477.
LaTeX Warning: Hyper reference `cmd/fsm:cmd-fsm' on page 60 undefined on input 
line 3482.
LaTeX Warning: Hyper reference `cmd/fsm::doc' on page 60 undefined on input lin
e 3511.
[60]
LaTeX Warning: Hyper reference `cmd/fsm_detect:cmd-fsm_detect' on page 61 undef
ined on input line 3521.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 61 undefined on
 input line 3535.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adff' on page 61 undefined o
n input line 3535.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 61 undefined on
 input line 3539.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adff' on page 61 undefined o
n input line 3539.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 61 undefin
ed on input line 3545.
LaTeX Warning: Hyper reference `cmd/fsm_extract:cmd-fsm_extract' on page 61 und
efined on input line 3565.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 61 undefined on
 input line 3599.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 61 undefined on
 input line 3600.
LaTeX Warning: Hyper reference `cmd/fsm_extract:cmd-fsm_extract' on page 61 und
efined on input line 3623.
[61]
LaTeX Warning: Hyper reference `cell/word_fsm:fsm._fsm' on page 62 undefined on
 input line 3664.
LaTeX Warning: Hyper reference `cmd/fsm_opt:cmd-fsm_opt' on page 62 undefined o
n input line 3672.
LaTeX Warning: Hyper reference `cell/word_fsm:fsm._fsm' on page 62 undefined on
 input line 3672.
LaTeX Warning: Hyper reference `cell/word_fsm:fsm._fsm' on page 62 undefined on
 input line 3677.
LaTeX Warning: Hyper reference `cmd/opt_clean:cmd-opt_clean' on page 62 undefin
ed on input line 3678.
LaTeX Warning: Hyper reference `cmd/fsm_recode:cmd-fsm_recode' on page 62 undef
ined on input line 3712.
LaTeX Warning: Hyper reference `cmd/fsm_recode:cmd-fsm_recode' on page 62 undef
ined on input line 3717.
LaTeX Warning: Hyper reference `cmd/memory:cmd-memory' on page 62 undefined on 
input line 3731.
[62]
LaTeX Warning: Hyper reference `cmd/memory:cmd-memory' on page 63 undefined on 
input line 3737.
LaTeX Warning: Hyper reference `cmd/memory_dff:cmd-memory_dff' on page 63 undef
ined on input line 3763.
LaTeX Warning: Hyper reference `cmd/memory_collect:cmd-memory_collect' on page 
63 undefined on input line 3767.
LaTeX Warning: Hyper reference `cmd/memory_map:cmd-memory_map' on page 63 undef
ined on input line 3772.
LaTeX Warning: Hyper reference `cmd/memory:cmd-memory' on page 63 undefined on 
input line 3778.
LaTeX Warning: Hyper reference `cmd/memory::doc' on page 63 undefined on input 
line 3779.
pdfTeX warning: pdflatex (file ./memory_01.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[63 <./memory_01.pdf>]
pdfTeX warning: pdflatex (file ./memory_02.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[64 <./memory_02.pdf>]
LaTeX Warning: Hyper reference `cmd/memory_libmap:cmd-memory_libmap' on page 65
 undefined on input line 3878.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 65 undefined
 on input line 3878.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 65 undefined o
n input line 3884.
LaTeX Warning: Hyper reference `cmd/memory_map:cmd-memory_map' on page 65 undef
ined on input line 3885.
LaTeX Warning: Hyper reference `cmd/debug:cmd-debug' on page 65 undefined on in
put line 3892.
[65]
LaTeX Warning: Hyper reference `cmd/memory_libmap:cmd-memory_libmap' on page 66
 undefined on input line 3897.
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory:wbe' on page 66 un
defined on input line 3906.
[66]
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory:sr-init' on page 6
7 undefined on input line 4120.
[67] [68] [69] [70] [71] [72] [73] [74] [75] [76]
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory:sdp-wf' on page 77
 undefined on input line 4799.
LaTeX Warning: Hyper reference `using_yosys/synthesis/memory:wide-sr' on page 7
7 undefined on input line 4821.
[77]
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 78 undefined on input 
line 4886.
LaTeX Warning: Hyper reference `cmd/opt::doc' on page 78 undefined on input lin
e 4889.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 78 undefined on input 
line 4892.
LaTeX Warning: Hyper reference `yosys_internals/index::doc' on page 78 undefine
d on input line 4912.
LaTeX Warning: Hyper reference `cell_index::doc' on page 78 undefined on input 
line 4917.
[78]
LaTeX Warning: Hyper reference `using_yosys/synthesis/opt:tab-opt-expr-and' on 
page 79 undefined on input line 5048.
LaTeX Warning: Reference `using_yosys/synthesis/opt:tab-opt-expr-and' on page 7
9 undefined on input line 5048.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__AND_' on pa
ge 79 undefined on input line 5049.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__AND_' on pa
ge 79 undefined on input line 5063.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 79 undefined
 on input line 5067.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 79 undefin
ed on input line 5068.
LaTeX Warning: Hyper reference `cell/word_binary:binary._ne' on page 79 undefin
ed on input line 5068.
LaTeX Warning: Hyper reference `getting_started/example_synth:addr-gen-clean' o
n page 79 undefined on input line 5073.
LaTeX Warning: Hyper reference `getting_started/example_synth::doc' on page 79 
undefined on input line 5073.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 79 undefined
 on input line 5076.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 79 undefined on
 input line 5076.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 79 undefined
 on input line 5081.
pdfTeX warning: pdflatex (file ./opt_expr.pdf): PDF inclusion: found PDF versio
n <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 79 undefined
 on input line 5096.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 79 undefined on
 input line 5108.
LaTeX Warning: Hyper reference `cell/word_mux:mux._pmux' on page 79 undefined o
n input line 5108.
LaTeX Warning: Hyper reference `cmd/opt_muxtree:cmd-opt_muxtree' on page 79 und
efined on input line 5109.
[79] [80 <./opt_expr.pdf>]
LaTeX Warning: Hyper reference `cmd/opt_merge:cmd-opt_merge' on page 81 undefin
ed on input line 5113.
pdfTeX warning: pdflatex (file ./opt_merge.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/opt_merge:cmd-opt_merge' on page 81 undefin
ed on input line 5128.
LaTeX Warning: Hyper reference `cmd/opt_muxtree:cmd-opt_muxtree' on page 81 und
efined on input line 5138.
LaTeX Warning: Hyper reference `cmd/opt_muxtree:cmd-opt_muxtree' on page 81 und
efined on input line 5149.
[81 <./opt_merge.pdf>]
pdfTeX warning: pdflatex (file ./opt_muxtree.pdf): PDF inclusion: found PDF ver
sion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/opt_muxtree:cmd-opt_muxtree' on page 82 und
efined on input line 5158.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_and' on page 82 u
ndefined on input line 5165.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 82 un
defined on input line 5165.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_and' on page 82 u
ndefined on input line 5166.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 82 un
defined on input line 5166.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 82 un
defined on input line 5171.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_and' on page 82 u
ndefined on input line 5175.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 82 un
defined on input line 5176.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_and' on page 82 u
ndefined on input line 5176.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 82 un
defined on input line 5176.
[82 <./opt_muxtree.pdf>]
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 83 undefined on
 input line 5193.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__MUX_' on pa
ge 83 undefined on input line 5193.
LaTeX Warning: Hyper reference `cell/word_mux:mux._pmux' on page 83 undefined o
n input line 5193.
LaTeX Warning: Hyper reference `cmd/opt_share:cmd-opt_share' on page 83 undefin
ed on input line 5204.
pdfTeX warning: pdflatex (file ./opt_share.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/opt_share:cmd-opt_share' on page 83 undefin
ed on input line 5219.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 83 undefined on input 
line 5222.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 83 undefined on
 input line 5222.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 83 undefined
 on input line 5223.
[83 <./opt_share.pdf>]
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 84 undefined on
 input line 5234.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adff' on page 84 undefined o
n input line 5234.
LaTeX Warning: Hyper reference `using_yosys/synthesis/fsm::doc' on page 84 unde
fined on input line 5241.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 84 undefined on input 
line 5255.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 84 undefined on input 
line 5257.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 84 undefined on input 
line 5260.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 84 undefined on input 
line 5261.
LaTeX Warning: Hyper reference `cmd/freduce:cmd-freduce' on page 84 undefined o
n input line 5261.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 84 undefined on in
put line 5265.
LaTeX Warning: Hyper reference `cmd/opt_clean:cmd-opt_clean' on page 84 undefin
ed on input line 5265.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 84 undefined on in
put line 5270.
LaTeX Warning: Hyper reference `cmd/wreduce::doc' on page 84 undefined on input
 line 5286.
LaTeX Warning: Hyper reference `cmd/peepopt::doc' on page 84 undefined on input
 line 5290.
LaTeX Warning: Hyper reference `cmd/share::doc' on page 84 undefined on input l
ine 5294.
LaTeX Warning: Hyper reference `cmd/abc:cmd-abc' on page 84 undefined on input 
line 5298.
LaTeX Warning: Hyper reference `cmd/abc9:cmd-abc9' on page 84 undefined on inpu
t line 5298.
LaTeX Warning: Hyper reference `using_yosys/synthesis/abc::doc' on page 84 unde
fined on input line 5298.
[84]
LaTeX Warning: Hyper reference `cell/index_gate:sec-celllib-gates' on page 85 u
ndefined on input line 5322.
LaTeX Warning: Hyper reference `cmd/techmap::doc' on page 85 undefined on input
 line 5348.
LaTeX Warning: Hyper reference `appendix/auxlibs:sec-subcircuit' on page 85 und
efined on input line 5387.
[85]
LaTeX Warning: Hyper reference `appendix/auxprogs:sec-filterlib' on page 86 und
efined on input line 5431.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 86 undefined o
n input line 5441.
LaTeX Warning: Hyper reference `cmd/extract:cmd-extract' on page 86 undefined o
n input line 5441.
LaTeX Warning: Hyper reference `cmd/extract:cmd-extract' on page 86 undefined o
n input line 5448.
LaTeX Warning: Hyper reference `cmd/extract:cmd-extract' on page 86 undefined o
n input line 5453.
pdfTeX warning: pdflatex (file ./macc_simple_test_00a.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/extract:cmd-extract' on page 86 undefined o
n input line 5476.
pdfTeX warning: pdflatex (file ./macc_simple_test_00b.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/extract:cmd-extract' on page 86 undefined o
n input line 5487.
[86] [87 <./macc_simple_test_00a.pdf> <./macc_simple_test_00b.pdf
pdfTeX warning: pdflatex (file ./macc_simple_test_00b.pdf): PDF inclusion: mult
iple pdfs with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./macc_simple_test_01a.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_01b.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_02a.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_02b.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
[88 <./macc_simple_test_01a.pdf>] [89 <./macc_simple_test_01b.pdf> <./macc_simp
le_test_02a.pdf
pdfTeX warning: pdflatex (file ./macc_simple_test_02a.pdf): PDF inclusion: mult
iple pdfs with page group included in a single page
> <./macc_simple_test_02b.pdf
pdfTeX warning: pdflatex (file ./macc_simple_test_02b.pdf): PDF inclusion: mult
iple pdfs with page group included in a single page
>]
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 90 undefined o
n input line 5568.
LaTeX Warning: Hyper reference `cmd/connwrappers:cmd-connwrappers' on page 90 u
ndefined on input line 5570.
LaTeX Warning: Hyper reference `cmd/extract:cmd-extract' on page 90 undefined o
n input line 5576.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 90 undefined o
n input line 5581.
[90]
Underfull \vbox (badness 5985) detected at line 5687
[91]
Underfull \vbox (badness 5985) detected at line 5736
[92]
LaTeX Warning: Hyper reference `cmd/extract:cmd-extract' on page 93 undefined o
n input line 5757.
Underfull \hbox (badness 10000) in paragraph at lines 5763--5763
[]\T1/lmr/m/n/10 Listing 3.27: |[]\T1/lmtt/m/n/10 $__mul_wrapper \T1/lmr/m/n/10
 mod-ule in
[93]
Underfull \hbox (badness 10000) in paragraph at lines 5800--5800
[]\T1/lmr/m/n/10 Listing 3.28: |[]\T1/lmtt/m/n/10 $__add_wrapper \T1/lmr/m/n/10
 mod-ule in
[94]
pdfTeX warning: pdflatex (file ./macc_xilinx_test1a.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test1b.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2a.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2b.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test1c.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
[95 <./macc_xilinx_test1a.pdf>] [96 <./macc_xilinx_test1b.pdf> <./macc_xilinx_t
est2a.pdf
pdfTeX warning: pdflatex (file ./macc_xilinx_test2a.pdf): PDF inclusion: multip
le pdfs with page group included in a single page
>] [97 <./macc_xilinx_test2b.pdf> <./macc_xilinx_test1c.pdf
pdfTeX warning: pdflatex (file ./macc_xilinx_test1c.pdf): PDF inclusion: multip
le pdfs with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./macc_xilinx_test2c.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
[98 <./macc_xilinx_test2c.pdf>]
pdfTeX warning: pdflatex (file ./macc_xilinx_test1d.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2d.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2e.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
[99 <./macc_xilinx_test1d.pdf> <./macc_xilinx_test2d.pdf
pdfTeX warning: pdflatex (file ./macc_xilinx_test2d.pdf): PDF inclusion: multip
le pdfs with page group included in a single page
>]
LaTeX Warning: Hyper reference `cmd/abc:cmd-abc' on page 100 undefined on input
 line 6010.
LaTeX Warning: Hyper reference `cmd/abc9:cmd-abc9' on page 100 undefined on inp
ut line 6018.
LaTeX Warning: Hyper reference `cmd/abc:cmd-abc' on page 100 undefined on input
 line 6026.
[100 <./macc_xilinx_test2e.pdf>] [101]
LaTeX Warning: Hyper reference `cmd/read_verilog:cmd-read_verilog' on page 102 
undefined on input line 6183.
LaTeX Warning: Hyper reference `cmd/dfflegalize:cmd-dfflegalize' on page 102 un
defined on input line 6205.
LaTeX Warning: Hyper reference `cmd/abc9:cmd-abc9' on page 102 undefined on inp
ut line 6220.
LaTeX Warning: Hyper reference `cmd/synth_intel_alm:cmd-synth_intel_alm' on pag
e 102 undefined on input line 6221.
LaTeX Warning: Hyper reference `cmd/synth_quicklogic:cmd-synth_quicklogic' on p
age 102 undefined on input line 6222.
[102]
LaTeX Warning: Hyper reference `getting_started/example_synth::doc' on page 103
 undefined on input line 6257.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:interactive-show' on page 103 undefined on input line 6266.
[103]
pdfTeX warning: pdflatex (file ./counter_00.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/hierarchy:cmd-hierarchy' on page 104 undefi
ned on input line 6315.
pdfTeX warning: pdflatex (file ./counter_01.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[104 <./counter_00.pdf>]
pdfTeX warning: pdflatex (file ./counter_02.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 105 undefined 
on input line 6349.
[105 <./counter_01.pdf> <./counter_02.pdf
pdfTeX warning: pdflatex (file ./counter_02.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>]
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__NOT_' on pa
ge 106 undefined on input line 6406.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__AND_' on pa
ge 106 undefined on input line 6406.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__OR_' on pag
e 106 undefined on input line 6406.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__XOR_' on pa
ge 106 undefined on input line 6407.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__MUX_' on pa
ge 106 undefined on input line 6407.
LaTeX Warning: Hyper reference `using_yosys/synthesis/cell_libs:mycells-lib' on
 page 106 undefined on input line 6408.
LaTeX Warning: Hyper reference `cmd/dfflibmap:cmd-dfflibmap' on page 106 undefi
ned on input line 6410.
LaTeX Warning: Hyper reference `cmd/abc:cmd-abc' on page 106 undefined on input
 line 6410.
[106]
pdfTeX warning: pdflatex (file ./counter_03.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/write_verilog:cmd-write_verilog' on page 10
7 undefined on input line 6434.
[107 <./counter_03.pdf>]
LaTeX Warning: Hyper reference `cmd/read_verilog::doc' on page 108 undefined on
 input line 6468.
LaTeX Warning: Hyper reference `cmd/verific:cmd-verific' on page 108 undefined 
on input line 6502.
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/build_verific::
doc' on page 108 undefined on input line 6506.
LaTeX Warning: Hyper reference `cmd/read::doc' on page 108 undefined on input l
ine 6514.
LaTeX Warning: Hyper reference `cmd/read_rtlil::doc' on page 108 undefined on i
nput line 6522.
LaTeX Warning: Hyper reference `cmd/read_aiger::doc' on page 108 undefined on i
nput line 6526.
LaTeX Warning: Hyper reference `cmd/read_blif::doc' on page 108 undefined on in
put line 6530.
LaTeX Warning: Hyper reference `cmd/read_json::doc' on page 108 undefined on in
put line 6534.
LaTeX Warning: Hyper reference `cmd/read_liberty::doc' on page 108 undefined on
 input line 6538.
[108]
LaTeX Warning: Hyper reference `getting_started/scripting_intro::doc' on page 1
09 undefined on input line 6552.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 109 undefined on
 input line 6556.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 109 undefined on
 input line 6565.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 109 undefined on
 input line 6582.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 109 undefined on
 input line 6584.
LaTeX Warning: Hyper reference `cmd/delete:cmd-delete' on page 109 undefined on
 input line 6587.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 109 undefined on
 input line 6591.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 109 undefined on inp
ut line 6596.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:interactive-show' on page 109 undefined on input line 6598.
[109]
LaTeX Warning: Hyper reference `cmd/cd:cmd-cd' on page 110 undefined on input l
ine 6623.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation::doc' on page 110 undefined on input line 6643.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 110 undef
ined on input line 6680.
LaTeX Warning: Hyper reference `cmd/select::doc' on page 110 undefined on input
 line 6687.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 110 undefined on
 input line 6696.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 110 undef
ined on input line 6702.
[110]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:foobaradd
sub' on page 111 undefined on input line 6718.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:foobaraddsub' o
n page 111 undefined on input line 6718.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:foobaradd
sub' on page 111 undefined on input line 6718.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:foobaraddsub' o
n page 111 undefined on input line 6718.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 111 undef
ined on input line 6733.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:foobaradd
sub' on page 111 undefined on input line 6736.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:foobaraddsub' o
n page 111 undefined on input line 6736.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:foobaradd
sub' on page 111 undefined on input line 6736.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:foobaraddsub' o
n page 111 undefined on input line 6736.
LaTeX Warning: Hyper reference `cmd/select::doc' on page 111 undefined on input
 line 6763.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:sumprod' 
on page 111 undefined on input line 6769.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:sumprod' on pag
e 111 undefined on input line 6769.
pdfTeX warning: pdflatex (file ./sumprod_00.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:sumprod' 
on page 111 undefined on input line 6799.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:sumprod' on pag
e 111 undefined on input line 6799.
[111] [112 <./sumprod_00.pdf>]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:sumprod-0
1' on page 113 undefined on input line 6816.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:sumprod-01' on 
page 113 undefined on input line 6816.
pdfTeX warning: pdflatex (file ./sumprod_01.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:sumprod' 
on page 113 undefined on input line 6823.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:sumprod' on pag
e 113 undefined on input line 6823.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:sumprod-0
1' on page 113 undefined on input line 6829.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:sumprod-01' on 
page 113 undefined on input line 6829.
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 113 undefined on
 input line 6832.
pdfTeX warning: pdflatex (file ./sumprod_02.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:sumprod' 
on page 113 undefined on input line 6850.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:sumprod' on pag
e 113 undefined on input line 6850.
pdfTeX warning: pdflatex (file ./sumprod_03.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:sumprod' 
on page 113 undefined on input line 6859.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:sumprod' on pag
e 113 undefined on input line 6859.
pdfTeX warning: pdflatex (file ./sumprod_04.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:sumprod' 
on page 113 undefined on input line 6868.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:sumprod' on pag
e 113 undefined on input line 6868.
pdfTeX warning: pdflatex (file ./sumprod_05.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:sumprod' 
on page 113 undefined on input line 6877.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:sumprod' on pag
e 113 undefined on input line 6877.
LaTeX Warning: Hyper reference `cell/word_binary:binary._mul' on page 113 undef
ined on input line 6885.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 113 undefined on inp
ut line 6887.
LaTeX Warning: Hyper reference `cmd/dump:cmd-dump' on page 113 undefined on inp
ut line 6889.
[113 <./sumprod_01.pdf> <./sumprod_02.pdf
pdfTeX warning: pdflatex (file ./sumprod_02.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>] [114 <./sumprod_03.pdf> <./sumprod_04.pdf
pdfTeX warning: pdflatex (file ./sumprod_04.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>]
Underfull \vbox (badness 10000) detected at line 6935
Overfull \vbox (2.97012pt too high) detected at line 6935
[115 <./sumprod_05.pdf>]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:memdemo-s
rc' on page 116 undefined on input line 6957.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:memdemo-src' on
 page 116 undefined on input line 6957.
[116]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:memdemo-s
rc' on page 117 undefined on input line 6990.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:memdemo-s
rc' on page 117 undefined on input line 6996.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:memdemo-src' on
 page 117 undefined on input line 6996.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 117 undefined on inp
ut line 6999.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:memdemo-0
0' on page 117 undefined on input line 7000.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:memdemo-00' on 
page 117 undefined on input line 7000.
pdfTeX warning: pdflatex (file ./memdemo_00.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:memdemo-s
rc' on page 117 undefined on input line 7007.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:memdemo-src' on
 page 117 undefined on input line 7007.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:id2' on p
age 117 undefined on input line 7013.
pdfTeX warning: pdflatex (file ./memdemo_01.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 117 undefined o
n input line 7027.
pdfTeX warning: pdflatex (file ./memdemo_02.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 117 undefined o
n input line 7050.
[117 <./memdemo_00.pdf> <./memdemo_01.pdf
pdfTeX warning: pdflatex (file ./memdemo_01.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./memdemo_03.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./memdemo_05.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 118 undefined o
n input line 7083.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 118 undefined o
n input line 7083.
pdfTeX warning: pdflatex (file ./memdemo_04.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/select::doc' on page 118 undefined on input
 line 7112.
[118 <./memdemo_02.pdf>] [119 <./memdemo_03.pdf> <./memdemo_05.pdf
pdfTeX warning: pdflatex (file ./memdemo_05.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>]
LaTeX Warning: Hyper reference `cmd/select:cmd-select' on page 120 undefined on
 input line 7155.
LaTeX Warning: Hyper reference `cmd/history:cmd-history' on page 120 undefined 
on input line 7166.
[120 <./memdemo_04.pdf>]
pdfTeX warning: pdflatex (file ./select.pdf): PDF inclusion: found PDF version 
<1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:select-ys
' on page 121 undefined on input line 7216.
LaTeX Warning: Reference `using_yosys/more_scripting/selections:select-ys' on p
age 121 undefined on input line 7216.
[121 <./select.pdf>]
LaTeX Warning: Hyper reference `getting_started/scripting_intro::doc' on page 1
22 undefined on input line 7233.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 122 undefined on inp
ut line 7237.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:example-v' on page 122 undefined on input line 7245.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 122 undefined on inp
ut line 7246.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:example-ys' on page 122 undefined on input line 7260.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
example-ys' on page 122 undefined on input line 7260.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 122 undefined on inp
ut line 7260.
pdfTeX warning: pdflatex (file ./example_first.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 122 undefined on inp
ut line 7296.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:example-ys' on page 122 undefined on input line 7296.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
example-ys' on page 122 undefined on input line 7296.
LaTeX Warning: Hyper reference `cell_index::doc' on page 122 undefined on input
 line 7305.
[122]
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 123 undefined o
n input line 7323.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 123 undefined on inp
ut line 7327.
pdfTeX warning: pdflatex (file ./example_second.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 123 undefined on inp
ut line 7335.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:example-ys' on page 123 undefined on input line 7335.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
example-ys' on page 123 undefined on input line 7335.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 123 undefined on inp
ut line 7341.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 123 undefined on i
nput line 7344.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 123 undefined on input
 line 7345.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 123 undefined on i
nput line 7345.
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 123 undefined on i
nput line 7349.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 123 undefined on inp
ut line 7350.
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 123 undefined on input
 line 7353.
pdfTeX warning: pdflatex (file ./example_third.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 123 undefined on inp
ut line 7361.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:example-ys' on page 123 undefined on input line 7361.
[123 <./example_first.pdf>]
LaTeX Warning: Hyper reference `cmd/opt:cmd-opt' on page 124 undefined on input
 line 7364.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 124 undefined on inp
ut line 7365.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 124 undefined o
n input line 7366.
[124 <./example_second.pdf> <./example_third.pdf
pdfTeX warning: pdflatex (file ./example_third.pdf): PDF inclusion: multiple pd
fs with page group included in a single page
>]
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 125 undefined on inp
ut line 7391.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:splice-dia' on page 125 undefined on input line 7392.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
splice-dia' on page 125 undefined on input line 7392.
pdfTeX warning: pdflatex (file ./splice.pdf): PDF inclusion: found PDF version 
<1.7>, but at most version <1.5> allowed
[125 <./splice.pdf>]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:first-pitfall' on page 126 undefined on input line 7427.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
first-pitfall' on page 126 undefined on input line 7427.
pdfTeX warning: pdflatex (file ./cmos_00.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 126 undefined on inp
ut line 7436.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:first-pitfall' on page 126 undefined on input line 7439.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
first-pitfall' on page 126 undefined on input line 7439.
pdfTeX warning: pdflatex (file ./cmos_01.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/splitnets:cmd-splitnets' on page 126 undefi
ned on input line 7460.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:first-pitfall' on page 126 undefined on input line 7460.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
first-pitfall' on page 126 undefined on input line 7460.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:second-pitfall' on page 126 undefined on input line 7463.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
second-pitfall' on page 126 undefined on input line 7463.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:second-pitfall' on page 126 undefined on input line 7473.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
second-pitfall' on page 126 undefined on input line 7473.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 126 undefined on inp
ut line 7476.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 126 undefined on inp
ut line 7482.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:second-pitfall' on page 126 undefined on input line 7485.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
second-pitfall' on page 126 undefined on input line 7485.
[126] [127 <./cmos_00.pdf>]
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 128 undefined on inp
ut line 7497.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 128 undefined on inp
ut line 7506.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 128 undefined on inp
ut line 7516.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 128 undefined 
on input line 7531.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 128 undefined 
on input line 7533.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 128 undefined 
on input line 7534.
[128 <./cmos_01.pdf>]
LaTeX Warning: Hyper reference `cmd/shell:cmd-shell' on page 129 undefined on i
nput line 7551.
LaTeX Warning: Hyper reference `cmd/ls:cmd-ls' on page 129 undefined on input l
ine 7558.
LaTeX Warning: Hyper reference `cmd/cd:cmd-cd' on page 129 undefined on input l
ine 7559.
LaTeX Warning: Hyper reference `cmd/ls:cmd-ls' on page 129 undefined on input l
ine 7560.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:a-simple-circuit' on page 129 undefined on input line 7562.
LaTeX Warning: Hyper reference `cmd/ls:cmd-ls' on page 129 undefined on input l
ine 7565.
LaTeX Warning: Hyper reference `cmd/cd:cmd-cd' on page 129 undefined on input l
ine 7565.
LaTeX Warning: Hyper reference `cmd/ls:cmd-ls' on page 129 undefined on input l
ine 7565.
LaTeX Warning: Hyper reference `cmd/cd:cmd-cd' on page 129 undefined on input l
ine 7565.
LaTeX Warning: Hyper reference `cmd/cd:cmd-cd' on page 129 undefined on input l
ine 7594.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:example-out' on page 129 undefined on input line 7600.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
example-out' on page 129 undefined on input line 7600.
LaTeX Warning: Hyper reference `cmd/cd:cmd-cd' on page 129 undefined on input l
ine 7607.
LaTeX Warning: Hyper reference `cmd/dump:cmd-dump' on page 129 undefined on inp
ut line 7614.
[129]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:lscd' on page 130 undefined on input line 7624.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
lscd' on page 130 undefined on input line 7624.
LaTeX Warning: Hyper reference `yosys_internals/formats/rtlil_rep::doc' on page
 130 undefined on input line 7642.
LaTeX Warning: Hyper reference `cmd/submod:cmd-submod' on page 130 undefined on
 input line 7658.
LaTeX Warning: Hyper reference `cmd/expose:cmd-expose' on page 130 undefined on
 input line 7658.
LaTeX Warning: Hyper reference `cmd/splice:cmd-splice' on page 130 undefined on
 input line 7658.
LaTeX Warning: Hyper reference `cmd/eval:cmd-eval' on page 130 undefined on inp
ut line 7663.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 130 undefined on input
 line 7663.
LaTeX Warning: Hyper reference `cmd/show::doc' on page 130 undefined on input l
ine 7668.
LaTeX Warning: Hyper reference `cmd/dump::doc' on page 130 undefined on input l
ine 7672.
LaTeX Warning: Hyper reference `cmd/add::doc' on page 130 undefined on input li
ne 7676.
LaTeX Warning: Hyper reference `cmd/delete::doc' on page 130 undefined on input
 line 7676.
LaTeX Warning: Hyper reference `cmd/flatten:cmd-flatten' on page 130 undefined 
on input line 7689.
LaTeX Warning: Hyper reference `cmd/submod:cmd-submod' on page 130 undefined on
 input line 7689.
LaTeX Warning: Hyper reference `cmd/submod:cmd-submod' on page 130 undefined on
 input line 7692.
[130]
pdfTeX warning: pdflatex (file ./scrambler_p01.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./scrambler_p02.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/eval::doc' on page 131 undefined on input l
ine 7736.
[131 <./scrambler_p01.pdf> <./scrambler_p02.pdf
pdfTeX warning: pdflatex (file ./scrambler_p02.pdf): PDF inclusion: multiple pd
fs with page group included in a single page
>]
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 132 undefined 
on input line 7765.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 132 undefined 
on input line 7807.
LaTeX Warning: Hyper reference `yosys_internals/techmap::doc' on page 132 undef
ined on input line 7808.
[132]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:advanced-
logic-cones' on page 133 undefined on input line 7823.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:submod' on page 133 undefined on input line 7834.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
submod' on page 133 undefined on input line 7834.
LaTeX Warning: Hyper reference `cmd/submod:cmd-submod' on page 133 undefined on
 input line 7835.
LaTeX Warning: Hyper reference `cmd/submod:cmd-submod' on page 133 undefined on
 input line 7839.
LaTeX Warning: Hyper reference `cmd/submod:cmd-submod' on page 133 undefined on
 input line 7839.
pdfTeX warning: pdflatex (file ./submod_02.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./submod_03.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./submod_01.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/eval:cmd-eval' on page 133 undefined on inp
ut line 7878.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:selstage' on page 133 undefined on input line 7880.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
selstage' on page 133 undefined on input line 7880.
[133] [134 <./submod_02.pdf> <./submod_03.pdf
pdfTeX warning: pdflatex (file ./submod_03.pdf): PDF inclusion: multiple pdfs w
ith page group included in a single page
>]
LaTeX Warning: Hyper reference `cmd/eval:cmd-eval' on page 135 undefined on inp
ut line 7930.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 135 undefined on input
 line 7930.
LaTeX Warning: Hyper reference `cmd/flatten:cmd-flatten' on page 135 undefined 
on input line 7932.
[135 <./submod_01.pdf>]
LaTeX Warning: Hyper reference `cmd/eval:cmd-eval' on page 136 undefined on inp
ut line 7940.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 136 undefined on input
 line 7944.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 136 undefined on input
 line 7954.
LaTeX Warning: Hyper reference `cmd/eval:cmd-eval' on page 136 undefined on inp
ut line 7954.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 136 undefined on input
 line 7987.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:primetest' on page 136 undefined on input line 8006.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
primetest' on page 136 undefined on input line 8006.
[136]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:prime-shell' on page 137 undefined on input line 8049.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
prime-shell' on page 137 undefined on input line 8049.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 137 undefined on input
 line 8056.
Underfull \vbox (badness 1571) detected at line 8092
[137]
LaTeX Warning: Hyper reference `using_yosys/more_scripting/interactive_investig
ation:prime-fixed' on page 138 undefined on input line 8095.
LaTeX Warning: Reference `using_yosys/more_scripting/interactive_investigation:
prime-fixed' on page 138 undefined on input line 8095.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections:advanced-
logic-cones' on page 138 undefined on input line 8112.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 138 undefined on input
 line 8128.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 138 undefined on input
 line 8134.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 138 undefined on input
 line 8139.
[138] [139]
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 140 undefined on input
 line 8238.
[140]
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 141 undefined on input
 line 8272.
[141] [142] [143] [144]
Chapter 4.
[145]
LaTeX Warning: Hyper reference `yosys_internals/flow/overview:fig-overview-flow
' on page 146 undefined on input line 8548.
LaTeX Warning: Reference `yosys_internals/flow/overview:fig-overview-flow' on p
age 146 undefined on input line 8548.
LaTeX Warning: Hyper reference `yosys_internals/formats/rtlil_rep::doc' on page
 146 undefined on input line 8563.
LaTeX Warning: Hyper reference `appendix/rtlil_text::doc' on page 146 undefined
 on input line 8568.
LaTeX Warning: Hyper reference `yosys_internals/flow/control_and_data:fig-appro
ach-flow' on page 146 undefined on input line 8615.
LaTeX Warning: Reference `yosys_internals/flow/control_and_data:fig-approach-fl
ow' on page 146 undefined on input line 8615.
[146] [147 <./overview_flow.pdf> <./approach_flow.pdf>]
LaTeX Warning: Hyper reference `yosys_internals/flow/verilog_frontend:fig-veril
og-flow' on page 148 undefined on input line 8653.
LaTeX Warning: Reference `yosys_internals/flow/verilog_frontend:fig-verilog-flo
w' on page 148 undefined on input line 8653.
[148 <./verilog_flow.pdf>]
Underfull \hbox (badness 7777) in paragraph at lines 8857--8861
[]|\T1/lmr/m/n/10 Con-struct an iden-ti-fier in the form <pre-
Underfull \hbox (badness 10000) in paragraph at lines 8883--8885
[]|\T1/lmr/m/n/10 AST_BIT_NOT, AST_BIT_AND,
Underfull \hbox (badness 10000) in paragraph at lines 8883--8885
\T1/lmr/m/n/10 AST_BIT_OR, AST_BIT_XOR,
Underfull \hbox (badness 10000) in paragraph at lines 8890--8892
[]|\T1/lmr/m/n/10 AST_REDUCE_AND, AST_REDUCE_OR,
Underfull \hbox (badness 10000) in paragraph at lines 8905--8907
[]|\T1/lmr/m/n/10 AST_SHIFT_LEFT, AST_SHIFT_RIGHT,
Underfull \hbox (badness 10000) in paragraph at lines 8912--8914
[]|\T1/lmr/m/n/10 AST_LT, AST_LE, AST_EQ, AST_NE,
Underfull \hbox (badness 10000) in paragraph at lines 8933--8935
[]|\T1/lmr/m/n/10 AST_LOGIC_AND, AST_LOGIC_OR,
Underfull \hbox (badness 10000) in paragraph at lines 9013--9015
[]|\T1/lmr/m/n/10 AST_GENVAR, AST_GENBLOCK,
Underfull \hbox (badness 10000) in paragraph at lines 9021--9023
[]|\T1/lmr/m/n/10 AST_POSEDGE, AST_NEGEDGE,
Package longtable Warning: Column widths have changed
(longtable)                in table 4.1 on input line 9028.
[149]
LaTeX Warning: Hyper reference `yosys_internals/flow/verilog_frontend:tab-veril
og-astnodetype' on page 150 undefined on input line 9037.
LaTeX Warning: Reference `yosys_internals/flow/verilog_frontend:tab-verilog-ast
nodetype' on page 150 undefined on input line 9037.
[150] [151] [152] [153] [154] [155]
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 156 undefined on inp
ut line 9631.
LaTeX Warning: Hyper reference `cmd/proc_clean:cmd-proc_clean' on page 156 unde
fined on input line 9636.
LaTeX Warning: Hyper reference `cmd/proc_rmdead:cmd-proc_rmdead' on page 156 un
defined on input line 9636.
LaTeX Warning: Hyper reference `cmd/proc_clean:cmd-proc_clean' on page 156 unde
fined on input line 9638.
LaTeX Warning: Hyper reference `cmd/proc_rmdead:cmd-proc_rmdead' on page 156 un
defined on input line 9639.
LaTeX Warning: Hyper reference `cmd/proc_arst:cmd-proc_arst' on page 156 undefi
ned on input line 9645.
[156]
LaTeX Warning: Hyper reference `cmd/proc_mux:cmd-proc_mux' on page 157 undefine
d on input line 9656.
LaTeX Warning: Hyper reference `cmd/proc_dff:cmd-proc_dff' on page 157 undefine
d on input line 9665.
LaTeX Warning: Hyper reference `cmd/proc_dff:cmd-proc_dff' on page 157 undefine
d on input line 9672.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr' on page 157 undefined
 on input line 9673.
LaTeX Warning: Hyper reference `cmd/proc_clean:cmd-proc_clean' on page 157 unde
fined on input line 9678.
LaTeX Warning: Hyper reference `cmd/proc_clean:cmd-proc_clean' on page 157 unde
fined on input line 9679.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd' on page 157 undefined
 on input line 9704.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr' on page 157 undefined
 on input line 9704.
[157]
LaTeX Warning: Hyper reference `yosys_internals/formats/rtlil_rep:fig-overview-
rtlil' on page 158 undefined on input line 9812.
LaTeX Warning: Reference `yosys_internals/formats/rtlil_rep:fig-overview-rtlil'
 on page 158 undefined on input line 9812.
[158]
LaTeX Warning: Hyper reference `cmd/opt_clean:cmd-opt_clean' on page 159 undefi
ned on input line 9900.
[159 <./overview_rtlil.pdf>]
LaTeX Warning: Hyper reference `yosys_internals/formats/rtlil_rep:fig-overview-
rtlil' on page 160 undefined on input line 9951.
[160] [161] [162]
LaTeX Warning: Hyper reference `cmd/proc_arst:cmd-proc_arst' on page 163 undefi
ned on input line 10230.
[163]
LaTeX Warning: Hyper reference `cell/word_reg:reg._adff' on page 164 undefined 
on input line 10275.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 164 undefined o
n input line 10276.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd' on page 164 undefined
 on input line 10313.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr' on page 164 undefined
 on input line 10314.
LaTeX Warning: Hyper reference `cell/word_mem:mem._meminit' on page 164 undefin
ed on input line 10316.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd' on page 164 undefined
 on input line 10323.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr' on page 164 undefined
 on input line 10323.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd' on page 164 undefined
 on input line 10327.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr' on page 164 undefined
 on input line 10327.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem' on page 164 undefined o
n input line 10333.
LaTeX Warning: Hyper reference `cell/word_mem:sec-memcells' on page 164 undefin
ed on input line 10336.
[164]
LaTeX Warning: Hyper reference `yosys_internals/formats/rtlil_rep::doc' on page
 165 undefined on input line 10388.
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 165 undefined on inp
ut line 10394.
LaTeX Warning: Hyper reference `cmd/memory:cmd-memory' on page 165 undefined on
 input line 10394.
LaTeX Warning: Hyper reference `cmd/dump:cmd-dump' on page 165 undefined on inp
ut line 10423.
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 165 undefined on inp
ut line 10423.
LaTeX Warning: Hyper reference `using_yosys/more_scripting/selections::doc' on 
page 165 undefined on input line 10424.
[165 <./simplified_rtlil.pdf>] [166] [167]
pdfTeX warning: pdflatex (file ./test1.pdf): PDF inclusion: found PDF version <
1.7>, but at most version <1.5> allowed
LaTeX Warning: Hyper reference `cmd/clean:cmd-clean' on page 168 undefined on i
nput line 10589.
[168 <./test1.pdf>] [169] [170]
Underfull \vbox (badness 10000) detected at line 10858
Overfull \vbox (0.56999pt too high) detected at line 10858
[171]
Underfull \vbox (badness 10000) detected at line 10881
Overfull \vbox (1.76994pt too high) detected at line 10881
[172] [173] [174] [175] [176] [177]
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 178 undefined 
on input line 11546.
LaTeX Warning: Hyper reference `cell/word_binary:binary._or' on page 178 undefi
ned on input line 11548.
[178] [179]
pdfTeX warning: pdflatex (file ./red_or3x1.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[180 <./red_or3x1.pdf>]
pdfTeX warning: pdflatex (file ./sym_mul.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
[181 <./sym_mul.pdf>]
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 182 undefined on inp
ut line 11771.
LaTeX Warning: Hyper reference `cmd/freduce:cmd-freduce' on page 182 undefined 
on input line 11775.
LaTeX Warning: Hyper reference `cmd/shell:cmd-shell' on page 182 undefined on i
nput line 11791.
LaTeX Warning: Hyper reference `cmd/dump:cmd-dump' on page 182 undefined on inp
ut line 11791.
pdfTeX warning: pdflatex (file ./mymul.pdf): PDF inclusion: found PDF version <
1.7>, but at most version <1.5> allowed
[182]
Underfull \vbox (badness 10000) detected at line 11848
[183 <./mymul.pdf>]
pdfTeX warning: pdflatex (file ./mulshift.pdf): PDF inclusion: found PDF versio
n <1.7>, but at most version <1.5> allowed
[184 <./mulshift.pdf>]
Underfull \hbox (badness 5490) in paragraph at lines 11951--11954
[]\T1/lmr/m/n/10 Each bit of the port cor-re-lates to an \T1/lmtt/m/n/10 _TECHM
AP_BITS_CONNMAP_ \T1/lmr/m/n/10 bits wide num-ber in
Underfull \hbox (badness 10000) in paragraph at lines 11956--11959
[]\T1/lmr/m/n/10 Each unique sig-nal bit is as-signed its own num-ber. Iden-ti-
cal fields in the
pdfTeX warning: pdflatex (file ./addshift.pdf): PDF inclusion: found PDF versio
n <1.7>, but at most version <1.5> allowed
[185] [186 <./addshift.pdf>] [187] [188]
Chapter 5.
LaTeX Warning: Hyper reference `appendix/primer:fig-basics-abstractions' on pag
e 189 undefined on input line 12085.
LaTeX Warning: Reference `appendix/primer:fig-basics-abstractions' on page 189 
undefined on input line 12085.
[189 <./basics_abstractions.pdf>] [190] [191] [192] [193] [194] [195] [196]
LaTeX Warning: Hyper reference `appendix/primer:fig-basics-flow' on page 197 un
defined on input line 12651.
LaTeX Warning: Reference `appendix/primer:fig-basics-flow' on page 197 undefine
d on input line 12651.
[197 <./basics_flow.pdf>]
LaTeX Warning: Hyper reference `appendix/primer:tab-basics-tokens' on page 198 
undefined on input line 12720.
LaTeX Warning: Reference `appendix/primer:tab-basics-tokens' on page 198 undefi
ned on input line 12720.
LaTeX Warning: Hyper reference `appendix/primer:fig-basics-parsetree' on page 1
98 undefined on input line 12834.
LaTeX Warning: Reference `appendix/primer:fig-basics-parsetree' on page 198 und
efined on input line 12834.
LaTeX Warning: Hyper reference `appendix/primer:fig-basics-ast' on page 198 und
efined on input line 12849.
LaTeX Warning: Reference `appendix/primer:fig-basics-ast' on page 198 undefined
 on input line 12849.
LaTeX Warning: Hyper reference `appendix/primer:fig-basics-parsetree' on page 1
98 undefined on input line 12850.
LaTeX Warning: Reference `appendix/primer:fig-basics-parsetree' on page 198 und
efined on input line 12850.
[198] [199 <./basics_parsetree.pdf> <./basics_ast.pdf>] [200] [201] [202]
Chapter 6.
[203] [204]
LaTeX Warning: Hyper reference `yosys_internals/formats/rtlil_rep:sec-rtlil-sig
spec' on page 205 undefined on input line 13244.
[205]
LaTeX Warning: Hyper reference `yosys_internals/formats/rtlil_rep:sec-rtlil-cel
l-wire' on page 206 undefined on input line 13271.
LaTeX Warning: Hyper reference `yosys_internals/formats/rtlil_rep:sec-rtlil-mem
ory' on page 206 undefined on input line 13294.
LaTeX Warning: Hyper reference `cell/word_mem:sec-memcells' on page 206 undefin
ed on input line 13295.
LaTeX Warning: Hyper reference `cell_index::doc' on page 206 undefined on input
 line 13313.
[206]
LaTeX Warning: Hyper reference `yosys_internals/formats/rtlil_rep:sec-rtlil-pro
cess' on page 207 undefined on input line 13335.
[207] [208]
Chapter 7.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 209 undefined on input
 line 13442.
LaTeX Warning: Hyper reference `cmd/sat::doc' on page 209 undefined on input li
ne 13443.
LaTeX Warning: Hyper reference `cmd/sim:cmd-sim' on page 209 undefined on input
 line 13451.
[209]
LaTeX Warning: Hyper reference `cmd/read_json:cmd-read_json' on page 210 undefi
ned on input line 13457.
LaTeX Warning: Hyper reference `cmd/write_json:cmd-write_json' on page 210 unde
fined on input line 13458.
LaTeX Warning: Hyper reference `cmd/stat:cmd-stat' on page 210 undefined on inp
ut line 13468.
LaTeX Warning: Hyper reference `cmd/connect_rpc:cmd-connect_rpc' on page 210 un
defined on input line 13469.
LaTeX Warning: Hyper reference `cmd/sat:cmd-sat' on page 210 undefined on input
 line 13477.
LaTeX Warning: Hyper reference `cmd/extract::doc' on page 210 undefined on inpu
t line 13494.
[210]
Chapter 8.
LaTeX Warning: Hyper reference `yosys_internals/extending_yosys/extensions::doc
' on page 211 undefined on input line 13511.
Overfull \vbox (1.34746pt too high) detected at line 13560
[211] [212]
Underfull \vbox (badness 10000) detected at line 13777
Overfull \vbox (0.56999pt too high) detected at line 13777
[213]
Underfull \vbox (badness 10000) detected at line 13777
Overfull \vbox (0.56999pt too high) detected at line 13777
[214]
Underfull \vbox (badness 10000) detected at line 13777
Overfull \vbox (0.56999pt too high) detected at line 13777
[215] [216]
Chapter 9.
LaTeX Warning: Hyper reference `cell/word_unary:unary._not' on page 217 undefin
ed on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._pos' on page 217 undefin
ed on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._neg' on page 217 undefin
ed on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_and' on page 217 
undefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 217 u
ndefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_xor' on page 217 
undefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_xnor' on page 217
 undefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_bool' on page 217
 undefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._logic_not' on page 217 u
ndefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._not' on page 217 undefin
ed on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._pos' on page 217 undefin
ed on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._neg' on page 217 undefin
ed on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_and' on page 217 
undefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 217 u
ndefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_xor' on page 217 
undefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_xnor' on page 217
 undefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_bool' on page 217
 undefined on input line 13970.
LaTeX Warning: Hyper reference `cell/word_unary:unary._logic_not' on page 217 u
ndefined on input line 13970.
[217]
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_and' on page 218 
undefined on input line 13975.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 218 u
ndefined on input line 13975.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_xor' on page 218 
undefined on input line 13976.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_xnor' on page 218
 undefined on input line 13976.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_bool' on page 218
 undefined on input line 13976.
LaTeX Warning: Hyper reference `cell/word_unary:unary._logic_not' on page 218 u
ndefined on input line 13976.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 218 u
ndefined on input line 13981.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_bool' on page 218
 undefined on input line 13981.
LaTeX Warning: Hyper reference `cmd/read_verilog:cmd-read_verilog' on page 218 
undefined on input line 13982.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_or' on page 218 u
ndefined on input line 13983.
LaTeX Warning: Hyper reference `cell/word_unary:unary._reduce_bool' on page 218
 undefined on input line 13984.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 218 undef
ined on input line 14009.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 218 undef
ined on input line 14050.
[218]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 219 undef
ined on input line 14099.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 219 undef
ined on input line 14151.
[219]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 220 undef
ined on input line 14200.
[220]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 221 undef
ined on input line 14249.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 221 undef
ined on input line 14299.
[221]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 222 undef
ined on input line 14348.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 222 undef
ined on input line 14397.
[222]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 223 undef
ined on input line 14446.
[223]
LaTeX Warning: Hyper reference `cell/word_binary:binary._and' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._pow' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._or' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._lt' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._xor' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._le' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._xnor' on page 224 unde
fined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shl' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._ne' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shr' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._ge' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sshl' on page 224 unde
fined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._gt' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sshr' on page 224 unde
fined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._logic_and' on page 224
 undefined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sub' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._logic_or' on page 224 
undefined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._mul' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eqx' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._div' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._nex' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._mod' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shift' on page 224 und
efined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._divfloor' on page 224 
undefined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shiftx' on page 224 un
defined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._modfloor' on page 224 
undefined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._and' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._pow' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._or' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._lt' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._xor' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._le' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._xnor' on page 224 unde
fined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shl' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._ne' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shr' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._ge' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sshl' on page 224 unde
fined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._gt' on page 224 undefi
ned on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sshr' on page 224 unde
fined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._logic_and' on page 224
 undefined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sub' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._logic_or' on page 224 
undefined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._mul' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eqx' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._div' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._nex' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._mod' on page 224 undef
ined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shift' on page 224 und
efined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._divfloor' on page 224 
undefined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shiftx' on page 224 un
defined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._modfloor' on page 224 
undefined on input line 14772.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shl' on page 224 undef
ined on input line 14777.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shr' on page 224 undef
ined on input line 14777.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sshl' on page 224 unde
fined on input line 14777.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sshr' on page 224 unde
fined on input line 14778.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shl' on page 224 undef
ined on input line 14778.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sshl' on page 224 unde
fined on input line 14778.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shift' on page 224 und
efined on input line 14784.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shiftx' on page 224 un
defined on input line 14784.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shift' on page 224 und
efined on input line 14784.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shiftx' on page 224 un
defined on input line 14786.
LaTeX Warning: Hyper reference `cell/word_binary:binary._shift' on page 224 und
efined on input line 14787.
LaTeX Warning: Hyper reference `cell/word_binary:binary._logic_and' on page 224
 undefined on input line 14791.
LaTeX Warning: Hyper reference `cell/word_binary:binary._logic_or' on page 224 
undefined on input line 14791.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eqx' on page 224 undef
ined on input line 14792.
LaTeX Warning: Hyper reference `cell/word_binary:binary._nex' on page 224 undef
ined on input line 14792.
LaTeX Warning: Hyper reference `cell/word_binary:binary._lt' on page 224 undefi
ned on input line 14792.
LaTeX Warning: Hyper reference `cell/word_binary:binary._le' on page 224 undefi
ned on input line 14792.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 224 undefi
ned on input line 14792.
LaTeX Warning: Hyper reference `cell/word_binary:binary._ne' on page 224 undefi
ned on input line 14792.
LaTeX Warning: Hyper reference `cell/word_binary:binary._ge' on page 224 undefi
ned on input line 14792.
LaTeX Warning: Hyper reference `cell/word_binary:binary._gt' on page 224 undefi
ned on input line 14792.
LaTeX Warning: Hyper reference `cell/word_binary:binary._div' on page 224 undef
ined on input line 14798.
LaTeX Warning: Hyper reference `cell/word_binary:binary._mod' on page 224 undef
ined on input line 14798.
LaTeX Warning: Hyper reference `cell/word_binary:binary._divfloor' on page 224 
undefined on input line 14799.
LaTeX Warning: Hyper reference `cell/word_binary:binary._modfloor' on page 224 
undefined on input line 14800.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 224 undef
ined on input line 14950.
[224]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 225 undef
ined on input line 15002.
[225]
LaTeX Warning: Hyper reference `cell/word_binary:binary._eqx' on page 226 undef
ined on input line 15053.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 226 undef
ined on input line 15058.
LaTeX Warning: Hyper reference `cell/properties:x-aware' on page 226 undefined 
on input line 15062.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 226 undef
ined on input line 15115.
LaTeX Warning: Hyper reference `cell/properties:x-output' on page 226 undefined
 on input line 15119.
[226]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 227 undef
ined on input line 15173.
[227]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 228 undef
ined on input line 15233.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 228 undef
ined on input line 15293.
LaTeX Warning: Hyper reference `cell/properties:x-aware' on page 228 undefined 
on input line 15297.
[228]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 229 undef
ined on input line 15352.
Overfull \vbox (2.36986pt too high) detected at line 15388
[229]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 230 undef
ined on input line 15405.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 230 undef
ined on input line 15458.
[230]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 231 undef
ined on input line 15510.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 231 undef
ined on input line 15562.
[231]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 232 undef
ined on input line 15615.
Overfull \vbox (2.36986pt too high) detected at line 15651
[232]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 233 undef
ined on input line 15675.
LaTeX Warning: Hyper reference `cell/properties:x-output' on page 233 undefined
 on input line 15679.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 233 undef
ined on input line 15736.
[233]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 234 undef
ined on input line 15797.
[234]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 235 undef
ined on input line 15850.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eqx' on page 235 undef
ined on input line 15904.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 235 undef
ined on input line 15909.
LaTeX Warning: Hyper reference `cell/properties:x-aware' on page 235 undefined 
on input line 15913.
[235]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 236 undef
ined on input line 15967.
Overfull \vbox (2.36986pt too high) detected at line 16003
[236]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 237 undef
ined on input line 16020.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 237 undef
ined on input line 16080.
[237]
LaTeX Warning: Hyper reference `cell/word_binary:binary._shift' on page 238 und
efined on input line 16139.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 238 undef
ined on input line 16144.
LaTeX Warning: Hyper reference `cell/properties:x-output' on page 238 undefined
 on input line 16148.
[238]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 239 undef
ined on input line 16203.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 239 undef
ined on input line 16255.
[239]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 240 undef
ined on input line 16308.
Overfull \vbox (2.36986pt too high) detected at line 16344
[240]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 241 undef
ined on input line 16361.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 241 undef
ined on input line 16414.
[241]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 242 undef
ined on input line 16466.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 242 undef
ined on input line 16518.
[242]
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 243 undefined o
n input line 16570.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 243 undefined o
n input line 16574.
LaTeX Warning: Hyper reference `cell/word_mux:mux._pmux' on page 243 undefined 
on input line 16580.
LaTeX Warning: Hyper reference `cell/word_mux:mux._tribuf' on page 243 undefine
d on input line 16592.
LaTeX Warning: Hyper reference `cell/word_mux:mux._tribuf' on page 243 undefine
d on input line 16596.
LaTeX Warning: Hyper reference `cell/word_binary:binary._and' on page 243 undef
ined on input line 16607.
[243]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 244 undef
ined on input line 16633.
LaTeX Warning: Hyper reference `cell/word_mux:mux._mux' on page 244 undefined o
n input line 16687.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 244 undef
ined on input line 16691.
[244]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 245 undef
ined on input line 16739.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 245 undef
ined on input line 16787.
[245]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 246 undef
ined on input line 16834.
LaTeX Warning: Hyper reference `cell/properties:x-output' on page 246 undefined
 on input line 16838.
[246]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 247 undef
ined on input line 16904.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sr' on page 247 undefined on
 input line 16941.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sr' on page 247 undefined on
 input line 16963.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 247 undefined o
n input line 16967.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 247 undefined o
n input line 16969.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adff' on page 247 undefined 
on input line 16983.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 247 undefined o
n input line 16984.
[247]
LaTeX Warning: Hyper reference `cmd/proc:cmd-proc' on page 248 undefined on inp
ut line 17000.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sdff' on page 248 undefined 
on input line 17004.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 248 undefined o
n input line 17005.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adff' on page 248 undefined 
on input line 17021.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sdff' on page 248 undefined 
on input line 17021.
LaTeX Warning: Hyper reference `cell/word_reg:reg._aldff' on page 248 undefined
 on input line 17025.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 248 undefined o
n input line 17026.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dffsr' on page 248 undefined
 on input line 17039.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 248 undefined o
n input line 17040.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sr' on page 248 undefined on
 input line 17042.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dffe' on page 248 undefined 
on input line 17045.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adffe' on page 248 undefined
 on input line 17045.
LaTeX Warning: Hyper reference `cell/word_reg:reg._aldffe' on page 248 undefine
d on input line 17045.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dffsre' on page 248 undefine
d on input line 17046.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sdffe' on page 248 undefined
 on input line 17046.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sdffce' on page 248 undefine
d on input line 17046.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 248 undefined o
n input line 17046.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adff' on page 248 undefined 
on input line 17047.
LaTeX Warning: Hyper reference `cell/word_reg:reg._aldff' on page 248 undefined
 on input line 17047.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dffsr' on page 248 undefined
 on input line 17047.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sdff' on page 248 undefined 
on input line 17047.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sdff' on page 248 undefined 
on input line 17047.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dlatch' on page 248 undefine
d on input line 17060.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dlatch' on page 248 undefine
d on input line 17062.
LaTeX Warning: Hyper reference `cell/word_reg:reg._adlatch' on page 248 undefin
ed on input line 17079.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dlatch' on page 248 undefine
d on input line 17080.
[248]
LaTeX Warning: Hyper reference `cell/word_reg:reg._dlatchsr' on page 249 undefi
ned on input line 17095.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dlatch' on page 249 undefine
d on input line 17096.
LaTeX Warning: Hyper reference `cell/word_reg:reg._sr' on page 249 undefined on
 input line 17097.
[249] [250] [251] [252] [253] [254] [255] [256]
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 257 undefi
ned on input line 17774.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr_v2' on page 257 undefi
ned on input line 17775.
LaTeX Warning: Hyper reference `cell/word_mem:mem._meminit_v2' on page 257 unde
fined on input line 17775.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 257 undefine
d on input line 17775.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 257 undefi
ned on input line 17780.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr_v2' on page 257 undefi
ned on input line 17780.
LaTeX Warning: Hyper reference `cell/word_mem:mem._meminit_v2' on page 257 unde
fined on input line 17784.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 257 undefi
ned on input line 17789.
[257]
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr_v2' on page 258 undefi
ned on input line 17861.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 258 undefi
ned on input line 17877.
[258]
LaTeX Warning: Hyper reference `cell/word_mem:mem._meminit_v2' on page 259 unde
fined on input line 17908.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 259 undefi
ned on input line 17940.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr_v2' on page 259 undefi
ned on input line 17940.
LaTeX Warning: Hyper reference `cmd/memory:cmd-memory' on page 259 undefined on
 input line 17940.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 259 undefined o
n input line 17941.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 259 undefi
ned on input line 17941.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr_v2' on page 259 undefi
ned on input line 17941.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 259 undefine
d on input line 17942.
LaTeX Warning: Hyper reference `cell/word_reg:reg._dff' on page 259 undefined o
n input line 17943.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 259 undefine
d on input line 17945.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 259 undefine
d on input line 17948.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 259 undefine
d on input line 17952.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 259 undefi
ned on input line 17996.
[259]
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 260 undefi
ned on input line 18001.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr_v2' on page 260 undefi
ned on input line 18045.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 260 undefine
d on input line 18050.
[260]
LaTeX Warning: Hyper reference `cmd/memory_collect:cmd-memory_collect' on page 
261 undefined on input line 18105.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memrd_v2' on page 261 undefi
ned on input line 18105.
LaTeX Warning: Hyper reference `cell/word_mem:mem._memwr_v2' on page 261 undefi
ned on input line 18106.
LaTeX Warning: Hyper reference `cell/word_mem:mem._meminit_v2' on page 261 unde
fined on input line 18106.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 261 undefine
d on input line 18107.
LaTeX Warning: Hyper reference `cmd/memory_unpack:cmd-memory_unpack' on page 26
1 undefined on input line 18107.
LaTeX Warning: Hyper reference `cmd/memory_dff:cmd-memory_dff' on page 261 unde
fined on input line 18108.
LaTeX Warning: Hyper reference `cmd/memory_bram:cmd-memory_bram' on page 261 un
defined on input line 18109.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 261 undefine
d on input line 18110.
LaTeX Warning: Hyper reference `cmd/memory_map:cmd-memory_map' on page 261 unde
fined on input line 18111.
LaTeX Warning: Hyper reference `cell/word_mem:mem._mem_v2' on page 261 undefine
d on input line 18111.
[261]
Underfull \vbox (badness 10000) detected at line 18226
Overfull \vbox (0.56999pt too high) detected at line 18226
[262] [263]
Underfull \vbox (badness 10000) detected at line 18363
Overfull \vbox (0.56999pt too high) detected at line 18363
[264] [265] [266] [267] [268]
LaTeX Warning: Hyper reference `cell/word_fsm:fsm._fsm' on page 269 undefined o
n input line 18644.
[269]
Underfull \vbox (badness 10000) detected at line 18763
Overfull \vbox (0.56999pt too high) detected at line 18763
[270]
LaTeX Warning: Hyper reference `cell/word_arith:arith._alu' on page 271 undefin
ed on input line 18775.
LaTeX Warning: Hyper reference `cell/word_arith:arith._fa' on page 271 undefine
d on input line 18775.
LaTeX Warning: Hyper reference `cell/word_arith:arith._lcu' on page 271 undefin
ed on input line 18775.
LaTeX Warning: Hyper reference `cell/word_arith:arith._macc' on page 271 undefi
ned on input line 18779.
[271]
LaTeX Warning: Hyper reference `cmd/alumacc:cmd-alumacc' on page 272 undefined 
on input line 18845.
LaTeX Warning: Hyper reference `cell/word_binary:binary._add' on page 272 undef
ined on input line 18846.
LaTeX Warning: Hyper reference `cell/word_binary:binary._sub' on page 272 undef
ined on input line 18846.
LaTeX Warning: Hyper reference `cell/word_binary:binary._lt' on page 272 undefi
ned on input line 18846.
LaTeX Warning: Hyper reference `cell/word_binary:binary._le' on page 272 undefi
ned on input line 18846.
LaTeX Warning: Hyper reference `cell/word_binary:binary._ge' on page 272 undefi
ned on input line 18846.
LaTeX Warning: Hyper reference `cell/word_binary:binary._gt' on page 272 undefi
ned on input line 18846.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 272 undefi
ned on input line 18846.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eqx' on page 272 undef
ined on input line 18846.
LaTeX Warning: Hyper reference `cell/word_binary:binary._ne' on page 272 undefi
ned on input line 18846.
LaTeX Warning: Hyper reference `cell/word_binary:binary._nex' on page 272 undef
ined on input line 18846.
LaTeX Warning: Hyper reference `cell/word_arith:arith._alu' on page 272 undefin
ed on input line 18847.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 272 undef
ined on input line 18851.
[272]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 273 undef
ined on input line 18929.
LaTeX Warning: Hyper reference `cmd/techmap:cmd-techmap' on page 273 undefined 
on input line 18974.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 273 undef
ined on input line 18979.
[273]
LaTeX Warning: Hyper reference `cmd/alumacc:cmd-alumacc' on page 274 undefined 
on input line 19033.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 274 undef
ined on input line 19038.
Overfull \vbox (2.36986pt too high) detected at line 19189
[274]
Underfull \vbox (badness 10000) detected at line 19189
Overfull \vbox (0.56999pt too high) detected at line 19189
[275]
Underfull \vbox (badness 10000) detected at line 19189
Overfull \vbox (0.56999pt too high) detected at line 19189
[276]
LaTeX Warning: Hyper reference `cell/word_logic:logic._lut' on page 277 undefin
ed on input line 19200.
LaTeX Warning: Hyper reference `cell/word_logic:logic._lut' on page 277 undefin
ed on input line 19204.
LaTeX Warning: Hyper reference `cell/word_logic:logic._sop' on page 277 undefin
ed on input line 19208.
[277]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 278 undef
ined on input line 19261.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 278 undef
ined on input line 19300.
[278]
LaTeX Warning: Hyper reference `cell/word_spec:spec._specify2' on page 279 unde
fined on input line 19352.
LaTeX Warning: Hyper reference `cell/word_spec:spec._specify3' on page 279 unde
fined on input line 19352.
LaTeX Warning: Hyper reference `cell/word_spec:spec._specrule' on page 279 unde
fined on input line 19352.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 279 undef
ined on input line 19372.
[279]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 280 undef
ined on input line 19435.
[280]
Underfull \vbox (badness 10000) detected at line 19555
Overfull \vbox (0.56999pt too high) detected at line 19555
[281]
Underfull \vbox (badness 10000) detected at line 19555
Overfull \vbox (0.56999pt too high) detected at line 19555
[282]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 283 undef
ined on input line 19568.
[283]
LaTeX Warning: Hyper reference `cell/word_debug:debug._check' on page 284 undef
ined on input line 19621.
LaTeX Warning: Hyper reference `cell/word_debug:debug._check' on page 284 undef
ined on input line 19624.
LaTeX Warning: Hyper reference `cmd/chformal:cmd-chformal' on page 284 undefine
d on input line 19625.
LaTeX Warning: Hyper reference `cell/word_debug:debug._check' on page 284 undef
ined on input line 19633.
LaTeX Warning: Hyper reference `cell/word_formal:formal._assert' on page 284 un
defined on input line 19633.
LaTeX Warning: Hyper reference `cell/word_formal:formal._assume' on page 284 un
defined on input line 19633.
LaTeX Warning: Hyper reference `cell/word_formal:formal._live' on page 284 unde
fined on input line 19633.
LaTeX Warning: Hyper reference `cell/word_formal:formal._fair' on page 284 unde
fined on input line 19633.
LaTeX Warning: Hyper reference `cell/word_formal:formal._cover' on page 284 und
efined on input line 19633.
LaTeX Warning: Hyper reference `cell/word_formal:formal._equiv' on page 284 und
efined on input line 19633.
LaTeX Warning: Hyper reference `cell/word_formal:formal._initstate' on page 284
 undefined on input line 19634.
LaTeX Warning: Hyper reference `cell/word_formal:formal._anyconst' on page 284 
undefined on input line 19634.
LaTeX Warning: Hyper reference `cell/word_formal:formal._anyseq' on page 284 un
defined on input line 19634.
LaTeX Warning: Hyper reference `cell/word_formal:formal._anyinit' on page 284 u
ndefined on input line 19634.
LaTeX Warning: Hyper reference `cell/word_formal:formal._allconst' on page 284 
undefined on input line 19634.
LaTeX Warning: Hyper reference `cell/word_formal:formal._allseq' on page 284 un
defined on input line 19634.
LaTeX Warning: Hyper reference `cell/word_formal:formal._ff' on page 284 undefi
ned on input line 19637.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__FF_' on page 284 unde
fined on input line 19637.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 284 undef
ined on input line 19657.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 284 undef
ined on input line 19694.
[284]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 285 undef
ined on input line 19731.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 285 undef
ined on input line 19804.
[285]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 286 undef
ined on input line 19841.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 286 undef
ined on input line 19883.
[286]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 287 undef
ined on input line 19925.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 287 undef
ined on input line 19958.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 287 undef
ined on input line 20003.
[287]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 288 undef
ined on input line 20070.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 288 undef
ined on input line 20112.
[288] [289] [290]
LaTeX Warning: Hyper reference `cell/word_debug:debug._print' on page 291 undef
ined on input line 20320.
LaTeX Warning: Hyper reference `cell/word_debug:debug._print' on page 291 undef
ined on input line 20353.
LaTeX Warning: Hyper reference `cell/word_debug:debug._check' on page 291 undef
ined on input line 20353.
LaTeX Warning: Hyper reference `cell/word_debug:debug._print' on page 291 undef
ined on input line 20363.
[291] [292] [293]
LaTeX Warning: Hyper reference `cell/word_wire:wire._slice' on page 294 undefin
ed on input line 20651.
LaTeX Warning: Hyper reference `cell/word_wire:wire._concat' on page 294 undefi
ned on input line 20651.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 294 undef
ined on input line 20674.
[294]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 295 undef
ined on input line 20714.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__BUF_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__NOT_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__AND_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__NAND_' on p
age 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__OR_' on pag
e 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__NOR_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__XOR_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__XNOR_' on p
age 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__MUX_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__BUF_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__NOT_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__AND_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__NAND_' on p
age 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__OR_' on pag
e 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__NOR_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__XOR_' on pa
ge 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__XNOR_' on p
age 295 undefined on input line 20871.
LaTeX Warning: Hyper reference `cell/gate_comb_simple:comb_simple.__MUX_' on pa
ge 295 undefined on input line 20871.
[295]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 296 undef
ined on input line 20904.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 296 undef
ined on input line 20947.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 296 undef
ined on input line 20990.
[296]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 297 undef
ined on input line 21035.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 297 undef
ined on input line 21080.
[297]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 298 undef
ined on input line 21123.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 298 undef
ined on input line 21168.
[298]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 299 undef
ined on input line 21213.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 299 undef
ined on input line 21258.
[299]
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__ANDNOT_
' on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__ORNOT_'
 on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__AOI3_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__OAI3_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__AOI4_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__OAI4_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__NMUX_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__MUX4_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__MUX8_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__MUX16_'
 on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__ANDNOT_
' on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__ORNOT_'
 on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__AOI3_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__OAI3_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__AOI4_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__OAI4_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__NMUX_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__MUX4_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__MUX8_' 
on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__MUX16_'
 on page 300 undefined on input line 21394.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__MUX4_' 
on page 300 undefined on input line 21399.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__MUX8_' 
on page 300 undefined on input line 21399.
LaTeX Warning: Hyper reference `cell/gate_comb_combined:comb_combined.__MUX16_'
 on page 300 undefined on input line 21399.
[300]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 301 undef
ined on input line 21451.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 301 undef
ined on input line 21500.
[301]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 302 undef
ined on input line 21557.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 302 undef
ined on input line 21614.
[302]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 303 undef
ined on input line 21666.
[303]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 304 undef
ined on input line 21716.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 304 undef
ined on input line 21764.
[304]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 305 undef
ined on input line 21813.
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 305 undef
ined on input line 21870.
[305]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 306 undef
ined on input line 21915.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_N_' on page 306 u
ndefined on input line 21946.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_P_' on page 306 u
ndefined on input line 21946.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_N_' on page 306 u
ndefined on input line 21985.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_P_' on page 306 u
ndefined on input line 21985.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_N_' on page 306 u
ndefined on input line 21985.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_P_' on page 306 u
ndefined on input line 21985.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN_' on page 306
 undefined on input line 22070.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP_' on page 306
 undefined on input line 22070.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN_' on page 306
 undefined on input line 22070.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP_' on page 306
 undefined on input line 22070.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN_' on page 306
 undefined on input line 22070.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP_' on page 306
 undefined on input line 22070.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN_' on page 306
 undefined on input line 22070.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP_' on page 306
 undefined on input line 22070.
[306]
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_NN0_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_NN0_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_NN1_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_NN1_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_NP0_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_NP0_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_NP1_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_NP1_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_PN0_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_PN0_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_PN1_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_PN1_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_PP0_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_PP0_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_PP1_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_PP1_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_NN0_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_NN0_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_NN1_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_NN1_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_NP0_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_NP0_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_NP1_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_NP1_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_PN0_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_PN0_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_PN1_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_PN1_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_PP0_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_PP0_' on page 30
7 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFF_PP1_' on page 307
 undefined on input line 22246.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFF_PP1_' on page 30
7 undefined on input line 22246.
[307]
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN0N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN0N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN0N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN0P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN0P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN0P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN1N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN1N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN1N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN1P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN1P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN1P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP0N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP0N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP0N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP0P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP0P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP0P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP1N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP1N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP1N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP1P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP1P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP1P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN0N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN0N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN0N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN0P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN0P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN0P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN1N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN1N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN1N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN1P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN1P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN1P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP0N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP0N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP0N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP0P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP0P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP0P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP1N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP1N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP1N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP1P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP1P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP1P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN0N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN0N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN0N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN0P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN0P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN0P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN1N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN1N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN1N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NN1P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN1P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN1P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP0N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP0N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP0N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP0P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP0P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP0P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP1N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP1N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP1N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_NP1P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP1P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP1P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN0N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN0N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN0N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN0P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN0P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN0P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN1N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN1N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN1N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PN1P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN1P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN1P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP0N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP0N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP0N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP0P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP0P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP0P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP1N_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP1N_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP1N_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFE_PP1P_' on page 3
08 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP1P_' on page 
308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP1P_' on page
 308 undefined on input line 22607.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_NNN_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_NNP_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_NPN_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_NPP_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_PNN_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_PNP_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_PPN_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_PPP_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_NNN_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_NNP_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_NPN_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_NPP_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_PNN_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_PNP_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_PPN_' on page 3
08 undefined on input line 22773.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSR_PPP_' on page 3
08 undefined on input line 22773.
[308]
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNNN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNNP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNPN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNPP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPNN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPNP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPPN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPPP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNNN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNNP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNPN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNPP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPNN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPNP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPPN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPPP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNNN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNNP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNPN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNPP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPNN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPNP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPPN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPPP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNNN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNNP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNPN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNPP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPNN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPNP_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPPN_' on page
 309 undefined on input line 23110.
LaTeX Warning: Hyper reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPPP_' on page
 309 undefined on input line 23110.
[309] [310] [311] [312] [313] [314] [315] [316] [317] [318] [319] [320]
[321] [322] [323] [324] [325] [326] [327] [328] [329] [330] [331] [332]
[333] [334] [335] [336] [337] [338] [339] [340] [341] [342] [343] [344]
[345] [346] [347] [348] [349] [350] [351] [352] [353] [354] [355] [356]
[357] [358] [359] [360]
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_N_' on p
age 361 undefined on input line 27885.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_P_' on p
age 361 undefined on input line 27885.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_N_' on p
age 361 undefined on input line 27924.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_P_' on p
age 361 undefined on input line 27924.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_N_' on p
age 361 undefined on input line 27924.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_P_' on p
age 361 undefined on input line 27924.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_NN0_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_NN1_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_NP0_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_NP1_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_PN0_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_PN1_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_PP0_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_PP1_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_NN0_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_NN1_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_NP0_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_NP1_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_PN0_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_PN1_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_PP0_' on
 page 361 undefined on input line 28070.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCH_PP1_' on
 page 361 undefined on input line 28070.
[361]
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NNN_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NNP_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NPN_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NPP_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PNN_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PNP_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PPN_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PPP_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NNN_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NNP_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NPN_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NPP_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PNN_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PNP_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PPN_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PPP_' 
on page 362 undefined on input line 28218.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__SR_NN_' on page
 362 undefined on input line 28296.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__SR_NP_' on page
 362 undefined on input line 28296.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__SR_PN_' on page
 362 undefined on input line 28296.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__SR_PP_' on page
 362 undefined on input line 28296.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__SR_NN_' on page
 362 undefined on input line 28296.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__SR_NP_' on page
 362 undefined on input line 28296.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__SR_PN_' on page
 362 undefined on input line 28296.
LaTeX Warning: Hyper reference `cell/gate_reg_latch:reg_latch.__SR_PP_' on page
 362 undefined on input line 28296.
[362] [363] [364] [365] [366] [367] [368] [369] [370] [371] [372]
LaTeX Warning: Hyper reference `cell/properties:is_evaluable' on page 373 undef
ined on input line 29310.
LaTeX Warning: Hyper reference `cmd/eval:cmd-eval' on page 373 undefined on inp
ut line 29350.
LaTeX Warning: Hyper reference `cmd/opt_expr:cmd-opt_expr' on page 373 undefine
d on input line 29351.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eqx' on page 373 undef
ined on input line 29365.
LaTeX Warning: Hyper reference `cell/word_binary:binary._eq' on page 373 undefi
ned on input line 29365.
LaTeX Warning: Hyper reference `cell/word_binary:binary._div' on page 373 undef
ined on input line 29378.
[373] [374]
Chapter 10.
[375]
LaTeX Warning: Hyper reference `cmd/show:cmd-show' on page 376 undefined on inp
ut line 29453.
LaTeX Warning: Hyper reference `cmd/viz:cmd-viz' on page 376 undefined on input
 line 29453.
[376] [377]
Underfull \vbox (badness 10000) detected at line 29689
Overfull \vbox (0.56999pt too high) detected at line 29689
[378]
Underfull \vbox (badness 10000) detected at line 29689
Overfull \vbox (0.56999pt too high) detected at line 29689
[379] [380] [381]
Underfull \vbox (badness 10000) detected at line 29846
Overfull \vbox (0.56999pt too high) detected at line 29846
[382] [383] [384]
Overfull \vbox (2.84741pt too high) detected at line 30048
[385]
Underfull \vbox (badness 10000) detected at line 30048
Overfull \vbox (0.56999pt too high) detected at line 30048
[386] [387]
Overfull \vbox (2.84741pt too high) detected at line 30149
[388] [389] [390] [391] [392] [393] [394]
Overfull \vbox (2.84741pt too high) detected at line 30674
[395] [396] [397] [398] [399] [400] [401] [402]
Overfull \vbox (2.84741pt too high) detected at line 31188
[403] [404] [405] [406] [407]
Overfull \vbox (2.84741pt too high) detected at line 31571
[408]
Overfull \vbox (2.84741pt too high) detected at line 31652
[409]
Overfull \vbox (2.84741pt too high) detected at line 31694
[410] [411] [412] [413] [414] [415] [416] [417] [418] [419] [420]
Underfull \vbox (badness 10000) detected at line 32478
Overfull \vbox (0.56999pt too high) detected at line 32478
[421] [422] [423] [424] [425] [426] [427] [428] [429] [430] [431] [432]
[433]
Underfull \vbox (badness 10000) detected at line 33352
Overfull \vbox (0.56999pt too high) detected at line 33352
[434] [435]
Underfull \vbox (badness 10000) detected at line 33496
Overfull \vbox (0.56999pt too high) detected at line 33496
[436] [437] [438] [439] [440] [441] [442] [443] [444] [445] [446]
Underfull \vbox (badness 10000) detected at line 34283
Overfull \vbox (0.56999pt too high) detected at line 34283
[447] [448] [449] [450] [451] [452] [453] [454] [455] [456] [457] [458]
[459] [460] [461] [462] [463] [464] [465] [466] [467] [468] [469] [470]
[471] [472] [473]
Overfull \vbox (2.84741pt too high) detected at line 36202
[474] [475] [476] [477]
Underfull \vbox (badness 10000) detected at line 36515
Overfull \vbox (0.56999pt too high) detected at line 36515
[478]
Underfull \vbox (badness 10000) detected at line 36515
Overfull \vbox (0.56999pt too high) detected at line 36515
[479] [480] [481] [482]
Underfull \vbox (badness 10000) detected at line 36843
Overfull \vbox (0.56999pt too high) detected at line 36843
[483]
Underfull \vbox (badness 10000) detected at line 36843
Overfull \vbox (0.56999pt too high) detected at line 36843
[484] [485] [486] [487]
Overfull \vbox (2.84741pt too high) detected at line 37248
[488]
Underfull \vbox (badness 10000) detected at line 37248
Overfull \vbox (0.56999pt too high) detected at line 37248
[489]
Underfull \vbox (badness 10000) detected at line 37248
Overfull \vbox (0.56999pt too high) detected at line 37248
[490]
Underfull \vbox (badness 10000) detected at line 37248
Overfull \vbox (0.56999pt too high) detected at line 37248
[491] [492] [493] [494]
Overfull \vbox (2.84741pt too high) detected at line 37537
[495]
Underfull \vbox (badness 10000) detected at line 37537
Overfull \vbox (0.56999pt too high) detected at line 37537
[496]
Overfull \vbox (2.84741pt too high) detected at line 37606
[497]
Overfull \vbox (2.84741pt too high) detected at line 37734
[498]
Underfull \vbox (badness 10000) detected at line 37734
Overfull \vbox (0.56999pt too high) detected at line 37734
[499] [500] [501] [502] [503] [504]
Underfull \vbox (badness 10000) detected at line 38123
Overfull \vbox (0.56999pt too high) detected at line 38123
[505]
Overfull \vbox (2.84741pt too high) detected at line 38207
[506]
Overfull \vbox (2.84741pt too high) detected at line 38315
[507]
Underfull \vbox (badness 10000) detected at line 38315
Overfull \vbox (0.56999pt too high) detected at line 38315
[508]
Overfull \vbox (2.84741pt too high) detected at line 38414
[509]
Underfull \vbox (badness 10000) detected at line 38414
Overfull \vbox (0.56999pt too high) detected at line 38414
[510]
Overfull \vbox (2.84741pt too high) detected at line 38493
[511]
Overfull \vbox (2.84741pt too high) detected at line 38670
[512]
Underfull \vbox (badness 10000) detected at line 38670
Overfull \vbox (0.56999pt too high) detected at line 38670
[513]
Underfull \vbox (badness 10000) detected at line 38670
Overfull \vbox (0.56999pt too high) detected at line 38670
[514]
Underfull \vbox (badness 10000) detected at line 38670
Overfull \vbox (0.56999pt too high) detected at line 38670
[515]
Overfull \vbox (2.84741pt too high) detected at line 38777
[516] [517] [518]
Underfull \vbox (badness 10000) detected at line 38954
Overfull \vbox (0.56999pt too high) detected at line 38954
[519]
Underfull \vbox (badness 10000) detected at line 38954
Overfull \vbox (0.56999pt too high) detected at line 38954
[520]
Overfull \vbox (2.84741pt too high) detected at line 39115
[521]
Underfull \vbox (badness 10000) detected at line 39115
Overfull \vbox (0.56999pt too high) detected at line 39115
[522]
Underfull \vbox (badness 10000) detected at line 39115
Overfull \vbox (0.56999pt too high) detected at line 39115
[523]
Overfull \vbox (2.84741pt too high) detected at line 39247
[524]
Underfull \vbox (badness 10000) detected at line 39247
Overfull \vbox (0.56999pt too high) detected at line 39247
[525]
Overfull \vbox (2.84741pt too high) detected at line 39346
[526]
Underfull \vbox (badness 10000) detected at line 39346
Overfull \vbox (0.56999pt too high) detected at line 39346
[527]
Overfull \vbox (2.84741pt too high) detected at line 39541
[528]
Underfull \vbox (badness 10000) detected at line 39541
Overfull \vbox (0.56999pt too high) detected at line 39541
[529]
Underfull \vbox (badness 10000) detected at line 39541
Overfull \vbox (0.56999pt too high) detected at line 39541
[530] [531] [532]
Underfull \vbox (badness 10000) detected at line 39661
Overfull \vbox (0.56999pt too high) detected at line 39661
[533] [534]
Underfull \vbox (badness 10000) detected at line 39789
Overfull \vbox (0.56999pt too high) detected at line 39789
[535]
Overfull \vbox (2.84741pt too high) detected at line 39970
[536]
Underfull \vbox (badness 10000) detected at line 39970
Overfull \vbox (0.56999pt too high) detected at line 39970
[537]
Underfull \vbox (badness 10000) detected at line 39970
Overfull \vbox (0.56999pt too high) detected at line 39970
[538] [539] [540]
Underfull \vbox (badness 10000) detected at line 40144
Overfull \vbox (0.56999pt too high) detected at line 40144
[541]
Underfull \vbox (badness 10000) detected at line 40144
Overfull \vbox (0.56999pt too high) detected at line 40144
[542]
Overfull \vbox (2.84741pt too high) detected at line 40293
[543]
Underfull \vbox (badness 10000) detected at line 40293
Overfull \vbox (0.56999pt too high) detected at line 40293
[544] [545] [546]
Underfull \vbox (badness 10000) detected at line 40451
Overfull \vbox (0.56999pt too high) detected at line 40451
[547] [548] [549]
Underfull \vbox (badness 10000) detected at line 40614
Overfull \vbox (0.56999pt too high) detected at line 40614
[550] [551] [552] [553] [554]
Underfull \vbox (badness 10000) detected at line 40942
Overfull \vbox (0.56999pt too high) detected at line 40942
[555]
Underfull \vbox (badness 10000) detected at line 40942
Overfull \vbox (0.56999pt too high) detected at line 40942
[556] [557] [558] [559]
Underfull \vbox (badness 10000) detected at line 41194
Overfull \vbox (0.56999pt too high) detected at line 41194
[560]
Underfull \vbox (badness 10000) detected at line 41194
Overfull \vbox (0.56999pt too high) detected at line 41194
[561] [562] [563]
Underfull \vbox (badness 10000) detected at line 41379
Overfull \vbox (0.56999pt too high) detected at line 41379
[564] [565] [566]
Overfull \vbox (2.84741pt too high) detected at line 41668
[567]
Underfull \vbox (badness 10000) detected at line 41668
Overfull \vbox (0.56999pt too high) detected at line 41668
[568] [569]
Overfull \vbox (2.84741pt too high) detected at line 41814
[570] [571] [572] [573] [574] [575] [576]
Underfull \vbox (badness 10000) detected at line 42339
Overfull \vbox (0.56999pt too high) detected at line 42339
[577]
Underfull \vbox (badness 10000) detected at line 42339
Overfull \vbox (0.56999pt too high) detected at line 42339
[578]
Underfull \vbox (badness 10000) detected at line 42339
Overfull \vbox (0.56999pt too high) detected at line 42339
[579]
Overfull \vbox (2.84741pt too high) detected at line 42389
[580] [581] [582] [583] [584]
Underfull \vbox (badness 10000) detected at line 42835
Overfull \vbox (0.56999pt too high) detected at line 42835
[585]
Underfull \vbox (badness 10000) detected at line 42835
Overfull \vbox (0.56999pt too high) detected at line 42835
[586]
Underfull \vbox (badness 10000) detected at line 42835
Overfull \vbox (0.56999pt too high) detected at line 42835
[587] [588] [589]
Underfull \vbox (badness 10000) detected at line 43060
Overfull \vbox (0.56999pt too high) detected at line 43060
[590]
Underfull \vbox (badness 10000) detected at line 43060
Overfull \vbox (0.56999pt too high) detected at line 43060
[591]
Overfull \vbox (2.84741pt too high) detected at line 43089
[592] [593]
Overfull \vbox (2.84741pt too high) detected at line 43267
[594] [595] [596] [597] [598] [599] [600]
Underfull \hbox (badness 5652) in paragraph at lines 43550--43552
\T1/lmr/m/n/10 (rtl) syn-the-sis. \T1/lmr/m/it/10 IEEE Std 1076.6-2004 (Re-vi-s
ion of IEEE Std 1076.6-1999)\T1/lmr/m/n/10 , 2004.
Underfull \hbox (badness 7685) in paragraph at lines 43553--43555
[]\T1/lmr/m/n/10 IEEE Stan-dards As-so-ci-a-tion and oth-ers. Ieee stan-dard fo
r ver-ilog hard-ware de-
Underfull \hbox (badness 5022) in paragraph at lines 43553--43555
\T1/lmr/m/n/10 scrip-tion lan-guage. \T1/lmr/m/it/10 IEEE Std 1364-2005 (Re-vi-
sion of IEEE Std 1364-2001)\T1/lmr/m/n/10 , 2006.
[601] [602]
LaTeX Warning: Reference `cmd/abc:cmd-abc' on page 603 undefined on input line 
43598.
LaTeX Warning: Reference `cmd/abc9:cmd-abc9' on page 603 undefined on input lin
e 43599.
LaTeX Warning: Reference `cmd/abc9_exe:cmd-abc9_exe' on page 603 undefined on i
nput line 43600.
LaTeX Warning: Reference `cmd/abc9_ops:cmd-abc9_ops' on page 603 undefined on i
nput line 43601.
LaTeX Warning: Reference `cmd/abc_new:cmd-abc_new' on page 603 undefined on inp
ut line 43602.
LaTeX Warning: Reference `cmd/add:cmd-add' on page 603 undefined on input line 
43603.
LaTeX Warning: Reference `cmd/aigmap:cmd-aigmap' on page 603 undefined on input
 line 43604.
LaTeX Warning: Reference `cmd/alumacc:cmd-alumacc' on page 603 undefined on inp
ut line 43605.
LaTeX Warning: Reference `cmd/anlogic_eqn:cmd-anlogic_eqn' on page 603 undefine
d on input line 43606.
LaTeX Warning: Reference `cmd/anlogic_fixcarry:cmd-anlogic_fixcarry' on page 60
3 undefined on input line 43607.
LaTeX Warning: Reference `cmd/assertpmux:cmd-assertpmux' on page 603 undefined 
on input line 43608.
LaTeX Warning: Reference `cmd/async2sync:cmd-async2sync' on page 603 undefined 
on input line 43609.
LaTeX Warning: Reference `cmd/attrmap:cmd-attrmap' on page 603 undefined on inp
ut line 43610.
LaTeX Warning: Reference `cmd/attrmvcp:cmd-attrmvcp' on page 603 undefined on i
nput line 43611.
LaTeX Warning: Reference `cmd/autoname:cmd-autoname' on page 603 undefined on i
nput line 43612.
LaTeX Warning: Reference `cmd/blackbox:cmd-blackbox' on page 603 undefined on i
nput line 43613.
LaTeX Warning: Reference `cmd/bmuxmap:cmd-bmuxmap' on page 603 undefined on inp
ut line 43614.
LaTeX Warning: Reference `cmd/booth:cmd-booth' on page 603 undefined on input l
ine 43615.
LaTeX Warning: Reference `cmd/box_derive:cmd-box_derive' on page 603 undefined 
on input line 43616.
LaTeX Warning: Reference `cmd/bufnorm:cmd-bufnorm' on page 603 undefined on inp
ut line 43617.
LaTeX Warning: Reference `cmd/bugpoint:cmd-bugpoint' on page 603 undefined on i
nput line 43618.
LaTeX Warning: Reference `cmd/bwmuxmap:cmd-bwmuxmap' on page 603 undefined on i
nput line 43619.
LaTeX Warning: Reference `cmd/cd:cmd-cd' on page 603 undefined on input line 43
620.
LaTeX Warning: Reference `cmd/cellmatch:cmd-cellmatch' on page 603 undefined on
 input line 43621.
LaTeX Warning: Reference `cmd/check:cmd-check' on page 603 undefined on input l
ine 43622.
LaTeX Warning: Reference `cmd/chformal:cmd-chformal' on page 603 undefined on i
nput line 43623.
LaTeX Warning: Reference `cmd/chparam:cmd-chparam' on page 603 undefined on inp
ut line 43624.
LaTeX Warning: Reference `cmd/chtype:cmd-chtype' on page 603 undefined on input
 line 43625.
LaTeX Warning: Reference `cmd/clean:cmd-clean' on page 603 undefined on input l
ine 43626.
LaTeX Warning: Reference `cmd/clean_zerowidth:cmd-clean_zerowidth' on page 603 
undefined on input line 43627.
LaTeX Warning: Reference `cmd/clk2fflogic:cmd-clk2fflogic' on page 603 undefine
d on input line 43628.
LaTeX Warning: Reference `cmd/clkbufmap:cmd-clkbufmap' on page 603 undefined on
 input line 43629.
LaTeX Warning: Reference `cmd/clockgate:cmd-clockgate' on page 603 undefined on
 input line 43630.
LaTeX Warning: Reference `cmd/connect:cmd-connect' on page 603 undefined on inp
ut line 43631.
LaTeX Warning: Reference `cmd/connect_rpc:cmd-connect_rpc' on page 603 undefine
d on input line 43632.
LaTeX Warning: Reference `cmd/connwrappers:cmd-connwrappers' on page 603 undefi
ned on input line 43633.
LaTeX Warning: Reference `cmd/coolrunner2_fixup:cmd-coolrunner2_fixup' on page 
603 undefined on input line 43634.
LaTeX Warning: Reference `cmd/coolrunner2_sop:cmd-coolrunner2_sop' on page 603 
undefined on input line 43635.
LaTeX Warning: Reference `cmd/copy:cmd-copy' on page 603 undefined on input lin
e 43636.
LaTeX Warning: Reference `cmd/cover:cmd-cover' on page 603 undefined on input l
ine 43637.
LaTeX Warning: Reference `cmd/cutpoint:cmd-cutpoint' on page 603 undefined on i
nput line 43638.
LaTeX Warning: Reference `cmd/debug:cmd-debug' on page 603 undefined on input l
ine 43639.
LaTeX Warning: Reference `cmd/delete:cmd-delete' on page 603 undefined on input
 line 43640.
LaTeX Warning: Reference `cmd/deminout:cmd-deminout' on page 603 undefined on i
nput line 43641.
LaTeX Warning: Reference `cmd/demuxmap:cmd-demuxmap' on page 603 undefined on i
nput line 43642.
LaTeX Warning: Reference `cmd/design:cmd-design' on page 603 undefined on input
 line 43643.
LaTeX Warning: Reference `cmd/dffinit:cmd-dffinit' on page 603 undefined on inp
ut line 43644.
LaTeX Warning: Reference `cmd/dfflegalize:cmd-dfflegalize' on page 603 undefine
d on input line 43645.
LaTeX Warning: Reference `cmd/dfflibmap:cmd-dfflibmap' on page 603 undefined on
 input line 43646.
LaTeX Warning: Reference `cmd/dffunmap:cmd-dffunmap' on page 603 undefined on i
nput line 43647.
LaTeX Warning: Reference `cmd/dft_tag:cmd-dft_tag' on page 603 undefined on inp
ut line 43648.
LaTeX Warning: Reference `cmd/dump:cmd-dump' on page 603 undefined on input lin
e 43649.
LaTeX Warning: Reference `cmd/echo:cmd-echo' on page 603 undefined on input lin
e 43650.
LaTeX Warning: Reference `cmd/edgetypes:cmd-edgetypes' on page 603 undefined on
 input line 43651.
LaTeX Warning: Reference `cmd/efinix_fixcarry:cmd-efinix_fixcarry' on page 603 
undefined on input line 43652.
LaTeX Warning: Reference `cmd/equiv_add:cmd-equiv_add' on page 603 undefined on
 input line 43653.
LaTeX Warning: Reference `cmd/equiv_induct:cmd-equiv_induct' on page 603 undefi
ned on input line 43654.
LaTeX Warning: Reference `cmd/equiv_make:cmd-equiv_make' on page 603 undefined 
on input line 43655.
LaTeX Warning: Reference `cmd/equiv_mark:cmd-equiv_mark' on page 603 undefined 
on input line 43656.
LaTeX Warning: Reference `cmd/equiv_miter:cmd-equiv_miter' on page 603 undefine
d on input line 43657.
LaTeX Warning: Reference `cmd/equiv_opt:cmd-equiv_opt' on page 603 undefined on
 input line 43658.
LaTeX Warning: Reference `cmd/equiv_purge:cmd-equiv_purge' on page 603 undefine
d on input line 43659.
LaTeX Warning: Reference `cmd/equiv_remove:cmd-equiv_remove' on page 603 undefi
ned on input line 43660.
LaTeX Warning: Reference `cmd/equiv_simple:cmd-equiv_simple' on page 603 undefi
ned on input line 43661.
LaTeX Warning: Reference `cmd/equiv_status:cmd-equiv_status' on page 603 undefi
ned on input line 43662.
LaTeX Warning: Reference `cmd/equiv_struct:cmd-equiv_struct' on page 603 undefi
ned on input line 43663.
LaTeX Warning: Reference `cmd/eval:cmd-eval' on page 603 undefined on input lin
e 43664.
LaTeX Warning: Reference `cmd/example_dt:cmd-example_dt' on page 603 undefined 
on input line 43665.
LaTeX Warning: Reference `cmd/exec:cmd-exec' on page 603 undefined on input lin
e 43666.
LaTeX Warning: Reference `cmd/expose:cmd-expose' on page 603 undefined on input
 line 43667.
LaTeX Warning: Reference `cmd/extract:cmd-extract' on page 603 undefined on inp
ut line 43668.
LaTeX Warning: Reference `cmd/extract_counter:cmd-extract_counter' on page 603 
undefined on input line 43669.
LaTeX Warning: Reference `cmd/extract_fa:cmd-extract_fa' on page 603 undefined 
on input line 43670.
LaTeX Warning: Reference `cmd/extract_reduce:cmd-extract_reduce' on page 603 un
defined on input line 43671.
LaTeX Warning: Reference `cmd/extractinv:cmd-extractinv' on page 603 undefined 
on input line 43672.
LaTeX Warning: Reference `cmd/flatten:cmd-flatten' on page 603 undefined on inp
ut line 43673.
LaTeX Warning: Reference `cmd/flowmap:cmd-flowmap' on page 603 undefined on inp
ut line 43674.
LaTeX Warning: Reference `cmd/fmcombine:cmd-fmcombine' on page 603 undefined on
 input line 43675.
LaTeX Warning: Reference `cmd/fminit:cmd-fminit' on page 603 undefined on input
 line 43676.
LaTeX Warning: Reference `cmd/formalff:cmd-formalff' on page 603 undefined on i
nput line 43677.
LaTeX Warning: Reference `cmd/freduce:cmd-freduce' on page 603 undefined on inp
ut line 43678.
LaTeX Warning: Reference `cmd/fsm:cmd-fsm' on page 603 undefined on input line 
43679.
LaTeX Warning: Reference `cmd/fsm_detect:cmd-fsm_detect' on page 603 undefined 
on input line 43680.
LaTeX Warning: Reference `cmd/fsm_expand:cmd-fsm_expand' on page 603 undefined 
on input line 43681.
LaTeX Warning: Reference `cmd/fsm_export:cmd-fsm_export' on page 603 undefined 
on input line 43682.
[603]
LaTeX Warning: Reference `cmd/fsm_extract:cmd-fsm_extract' on page 604 undefine
d on input line 43683.
LaTeX Warning: Reference `cmd/fsm_info:cmd-fsm_info' on page 604 undefined on i
nput line 43684.
LaTeX Warning: Reference `cmd/fsm_map:cmd-fsm_map' on page 604 undefined on inp
ut line 43685.
LaTeX Warning: Reference `cmd/fsm_opt:cmd-fsm_opt' on page 604 undefined on inp
ut line 43686.
LaTeX Warning: Reference `cmd/fsm_recode:cmd-fsm_recode' on page 604 undefined 
on input line 43687.
LaTeX Warning: Reference `cmd/fst2tb:cmd-fst2tb' on page 604 undefined on input
 line 43688.
LaTeX Warning: Reference `cmd/future:cmd-future' on page 604 undefined on input
 line 43689.
LaTeX Warning: Reference `cmd/gatemate_foldinv:cmd-gatemate_foldinv' on page 60
4 undefined on input line 43690.
LaTeX Warning: Reference `cmd/glift:cmd-glift' on page 604 undefined on input l
ine 43691.
LaTeX Warning: Reference `cmd/greenpak4_dffinv:cmd-greenpak4_dffinv' on page 60
4 undefined on input line 43692.
LaTeX Warning: Reference `cmd/help:cmd-help' on page 604 undefined on input lin
e 43693.
LaTeX Warning: Reference `cmd/hierarchy:cmd-hierarchy' on page 604 undefined on
 input line 43694.
LaTeX Warning: Reference `cmd/hilomap:cmd-hilomap' on page 604 undefined on inp
ut line 43695.
LaTeX Warning: Reference `cmd/history:cmd-history' on page 604 undefined on inp
ut line 43696.
LaTeX Warning: Reference `cmd/ice40_braminit:cmd-ice40_braminit' on page 604 un
defined on input line 43697.
LaTeX Warning: Reference `cmd/ice40_dsp:cmd-ice40_dsp' on page 604 undefined on
 input line 43698.
LaTeX Warning: Reference `cmd/ice40_opt:cmd-ice40_opt' on page 604 undefined on
 input line 43699.
LaTeX Warning: Reference `cmd/ice40_wrapcarry:cmd-ice40_wrapcarry' on page 604 
undefined on input line 43700.
LaTeX Warning: Reference `cmd/insbuf:cmd-insbuf' on page 604 undefined on input
 line 43701.
LaTeX Warning: Reference `cmd/internal_stats:cmd-internal_stats' on page 604 un
defined on input line 43702.
LaTeX Warning: Reference `cmd/iopadmap:cmd-iopadmap' on page 604 undefined on i
nput line 43703.
LaTeX Warning: Reference `cmd/jny:cmd-jny' on page 604 undefined on input line 
43704.
LaTeX Warning: Reference `cmd/json:cmd-json' on page 604 undefined on input lin
e 43705.
LaTeX Warning: Reference `cmd/keep_hierarchy:cmd-keep_hierarchy' on page 604 un
defined on input line 43706.
LaTeX Warning: Reference `cmd/lattice_gsr:cmd-lattice_gsr' on page 604 undefine
d on input line 43707.
LaTeX Warning: Reference `cmd/license:cmd-license' on page 604 undefined on inp
ut line 43708.
LaTeX Warning: Reference `cmd/log:cmd-log' on page 604 undefined on input line 
43709.
LaTeX Warning: Reference `cmd/logger:cmd-logger' on page 604 undefined on input
 line 43710.
LaTeX Warning: Reference `cmd/ls:cmd-ls' on page 604 undefined on input line 43
711.
LaTeX Warning: Reference `cmd/ltp:cmd-ltp' on page 604 undefined on input line 
43712.
LaTeX Warning: Reference `cmd/lut2mux:cmd-lut2mux' on page 604 undefined on inp
ut line 43713.
LaTeX Warning: Reference `cmd/maccmap:cmd-maccmap' on page 604 undefined on inp
ut line 43714.
LaTeX Warning: Reference `cmd/memory:cmd-memory' on page 604 undefined on input
 line 43715.
LaTeX Warning: Reference `cmd/memory_bmux2rom:cmd-memory_bmux2rom' on page 604 
undefined on input line 43716.
LaTeX Warning: Reference `cmd/memory_bram:cmd-memory_bram' on page 604 undefine
d on input line 43717.
LaTeX Warning: Reference `cmd/memory_collect:cmd-memory_collect' on page 604 un
defined on input line 43718.
LaTeX Warning: Reference `cmd/memory_dff:cmd-memory_dff' on page 604 undefined 
on input line 43719.
LaTeX Warning: Reference `cmd/memory_libmap:cmd-memory_libmap' on page 604 unde
fined on input line 43720.
LaTeX Warning: Reference `cmd/memory_map:cmd-memory_map' on page 604 undefined 
on input line 43721.
LaTeX Warning: Reference `cmd/memory_memx:cmd-memory_memx' on page 604 undefine
d on input line 43722.
LaTeX Warning: Reference `cmd/memory_narrow:cmd-memory_narrow' on page 604 unde
fined on input line 43723.
LaTeX Warning: Reference `cmd/memory_nordff:cmd-memory_nordff' on page 604 unde
fined on input line 43724.
LaTeX Warning: Reference `cmd/memory_share:cmd-memory_share' on page 604 undefi
ned on input line 43725.
LaTeX Warning: Reference `cmd/memory_unpack:cmd-memory_unpack' on page 604 unde
fined on input line 43726.
LaTeX Warning: Reference `cmd/microchip_dffopt:cmd-microchip_dffopt' on page 60
4 undefined on input line 43727.
LaTeX Warning: Reference `cmd/microchip_dsp:cmd-microchip_dsp' on page 604 unde
fined on input line 43728.
LaTeX Warning: Reference `cmd/miter:cmd-miter' on page 604 undefined on input l
ine 43729.
LaTeX Warning: Reference `cmd/mutate:cmd-mutate' on page 604 undefined on input
 line 43730.
LaTeX Warning: Reference `cmd/muxcover:cmd-muxcover' on page 604 undefined on i
nput line 43731.
LaTeX Warning: Reference `cmd/muxpack:cmd-muxpack' on page 604 undefined on inp
ut line 43732.
LaTeX Warning: Reference `cmd/nlutmap:cmd-nlutmap' on page 604 undefined on inp
ut line 43733.
LaTeX Warning: Reference `cmd/nx_carry:cmd-nx_carry' on page 604 undefined on i
nput line 43734.
LaTeX Warning: Reference `cmd/onehot:cmd-onehot' on page 604 undefined on input
 line 43735.
LaTeX Warning: Reference `cmd/opt:cmd-opt' on page 604 undefined on input line 
43736.
LaTeX Warning: Reference `cmd/opt_clean:cmd-opt_clean' on page 604 undefined on
 input line 43737.
LaTeX Warning: Reference `cmd/opt_demorgan:cmd-opt_demorgan' on page 604 undefi
ned on input line 43738.
LaTeX Warning: Reference `cmd/opt_dff:cmd-opt_dff' on page 604 undefined on inp
ut line 43739.
LaTeX Warning: Reference `cmd/opt_expr:cmd-opt_expr' on page 604 undefined on i
nput line 43740.
LaTeX Warning: Reference `cmd/opt_ffinv:cmd-opt_ffinv' on page 604 undefined on
 input line 43741.
LaTeX Warning: Reference `cmd/opt_lut:cmd-opt_lut' on page 604 undefined on inp
ut line 43742.
LaTeX Warning: Reference `cmd/opt_lut_ins:cmd-opt_lut_ins' on page 604 undefine
d on input line 43743.
LaTeX Warning: Reference `cmd/opt_mem:cmd-opt_mem' on page 604 undefined on inp
ut line 43744.
LaTeX Warning: Reference `cmd/opt_mem_feedback:cmd-opt_mem_feedback' on page 60
4 undefined on input line 43745.
LaTeX Warning: Reference `cmd/opt_mem_priority:cmd-opt_mem_priority' on page 60
4 undefined on input line 43746.
LaTeX Warning: Reference `cmd/opt_mem_widen:cmd-opt_mem_widen' on page 604 unde
fined on input line 43747.
LaTeX Warning: Reference `cmd/opt_merge:cmd-opt_merge' on page 604 undefined on
 input line 43748.
LaTeX Warning: Reference `cmd/opt_muxtree:cmd-opt_muxtree' on page 604 undefine
d on input line 43749.
LaTeX Warning: Reference `cmd/opt_reduce:cmd-opt_reduce' on page 604 undefined 
on input line 43750.
LaTeX Warning: Reference `cmd/opt_share:cmd-opt_share' on page 604 undefined on
 input line 43751.
LaTeX Warning: Reference `cmd/paramap:cmd-paramap' on page 604 undefined on inp
ut line 43752.
LaTeX Warning: Reference `cmd/peepopt:cmd-peepopt' on page 604 undefined on inp
ut line 43753.
LaTeX Warning: Reference `cmd/plugin:cmd-plugin' on page 604 undefined on input
 line 43754.
LaTeX Warning: Reference `cmd/pmux2shiftx:cmd-pmux2shiftx' on page 604 undefine
d on input line 43755.
LaTeX Warning: Reference `cmd/pmuxtree:cmd-pmuxtree' on page 604 undefined on i
nput line 43756.
LaTeX Warning: Reference `cmd/portlist:cmd-portlist' on page 604 undefined on i
nput line 43757.
LaTeX Warning: Reference `cmd/prep:cmd-prep' on page 604 undefined on input lin
e 43758.
LaTeX Warning: Reference `cmd/printattrs:cmd-printattrs' on page 604 undefined 
on input line 43759.
LaTeX Warning: Reference `cmd/proc:cmd-proc' on page 604 undefined on input lin
e 43760.
LaTeX Warning: Reference `cmd/proc_arst:cmd-proc_arst' on page 604 undefined on
 input line 43761.
LaTeX Warning: Reference `cmd/proc_clean:cmd-proc_clean' on page 604 undefined 
on input line 43762.
LaTeX Warning: Reference `cmd/proc_dff:cmd-proc_dff' on page 604 undefined on i
nput line 43763.
LaTeX Warning: Reference `cmd/proc_dlatch:cmd-proc_dlatch' on page 604 undefine
d on input line 43764.
LaTeX Warning: Reference `cmd/proc_init:cmd-proc_init' on page 604 undefined on
 input line 43765.
LaTeX Warning: Reference `cmd/proc_memwr:cmd-proc_memwr' on page 604 undefined 
on input line 43766.
LaTeX Warning: Reference `cmd/proc_mux:cmd-proc_mux' on page 604 undefined on i
nput line 43767.
LaTeX Warning: Reference `cmd/proc_prune:cmd-proc_prune' on page 604 undefined 
on input line 43768.
LaTeX Warning: Reference `cmd/proc_rmdead:cmd-proc_rmdead' on page 604 undefine
d on input line 43769.
LaTeX Warning: Reference `cmd/proc_rom:cmd-proc_rom' on page 604 undefined on i
nput line 43770.
LaTeX Warning: Reference `cmd/qbfsat:cmd-qbfsat' on page 604 undefined on input
 line 43771.
LaTeX Warning: Reference `cmd/ql_bram_merge:cmd-ql_bram_merge' on page 604 unde
fined on input line 43772.
LaTeX Warning: Reference `cmd/ql_bram_types:cmd-ql_bram_types' on page 604 unde
fined on input line 43773.
LaTeX Warning: Reference `cmd/ql_dsp_io_regs:cmd-ql_dsp_io_regs' on page 604 un
defined on input line 43774.
LaTeX Warning: Reference `cmd/ql_dsp_macc:cmd-ql_dsp_macc' on page 604 undefine
d on input line 43775.
LaTeX Warning: Reference `cmd/ql_dsp_simd:cmd-ql_dsp_simd' on page 604 undefine
d on input line 43776.
LaTeX Warning: Reference `cmd/read:cmd-read' on page 604 undefined on input lin
e 43777.
LaTeX Warning: Reference `cmd/read_aiger:cmd-read_aiger' on page 604 undefined 
on input line 43778.
LaTeX Warning: Reference `cmd/read_blif:cmd-read_blif' on page 604 undefined on
 input line 43779.
LaTeX Warning: Reference `cmd/read_json:cmd-read_json' on page 604 undefined on
 input line 43780.
LaTeX Warning: Reference `cmd/read_liberty:cmd-read_liberty' on page 604 undefi
ned on input line 43781.
LaTeX Warning: Reference `cmd/read_rtlil:cmd-read_rtlil' on page 604 undefined 
on input line 43782.
LaTeX Warning: Reference `cmd/read_verilog:cmd-read_verilog' on page 604 undefi
ned on input line 43783.
LaTeX Warning: Reference `cmd/read_xaiger2:cmd-read_xaiger2' on page 604 undefi
ned on input line 43784.
LaTeX Warning: Reference `cmd/recover_names:cmd-recover_names' on page 604 unde
fined on input line 43785.
LaTeX Warning: Reference `cmd/rename:cmd-rename' on page 604 undefined on input
 line 43786.
LaTeX Warning: Reference `cmd/rmports:cmd-rmports' on page 604 undefined on inp
ut line 43787.
LaTeX Warning: Reference `cmd/sat:cmd-sat' on page 604 undefined on input line 
43788.
LaTeX Warning: Reference `cmd/scatter:cmd-scatter' on page 604 undefined on inp
ut line 43789.
LaTeX Warning: Reference `cmd/scc:cmd-scc' on page 604 undefined on input line 
43790.
[604]
LaTeX Warning: Reference `cmd/scratchpad:cmd-scratchpad' on page 605 undefined 
on input line 43791.
LaTeX Warning: Reference `cmd/script:cmd-script' on page 605 undefined on input
 line 43792.
LaTeX Warning: Reference `cmd/select:cmd-select' on page 605 undefined on input
 line 43793.
LaTeX Warning: Reference `cmd/setattr:cmd-setattr' on page 605 undefined on inp
ut line 43794.
LaTeX Warning: Reference `cmd/setparam:cmd-setparam' on page 605 undefined on i
nput line 43795.
LaTeX Warning: Reference `cmd/setundef:cmd-setundef' on page 605 undefined on i
nput line 43796.
LaTeX Warning: Reference `cmd/share:cmd-share' on page 605 undefined on input l
ine 43797.
LaTeX Warning: Reference `cmd/shell:cmd-shell' on page 605 undefined on input l
ine 43798.
LaTeX Warning: Reference `cmd/show:cmd-show' on page 605 undefined on input lin
e 43799.
LaTeX Warning: Reference `cmd/shregmap:cmd-shregmap' on page 605 undefined on i
nput line 43800.
LaTeX Warning: Reference `cmd/sim:cmd-sim' on page 605 undefined on input line 
43801.
LaTeX Warning: Reference `cmd/simplemap:cmd-simplemap' on page 605 undefined on
 input line 43802.
LaTeX Warning: Reference `cmd/splice:cmd-splice' on page 605 undefined on input
 line 43803.
LaTeX Warning: Reference `cmd/splitcells:cmd-splitcells' on page 605 undefined 
on input line 43804.
LaTeX Warning: Reference `cmd/splitnets:cmd-splitnets' on page 605 undefined on
 input line 43805.
LaTeX Warning: Reference `cmd/sta:cmd-sta' on page 605 undefined on input line 
43806.
LaTeX Warning: Reference `cmd/stat:cmd-stat' on page 605 undefined on input lin
e 43807.
LaTeX Warning: Reference `cmd/submod:cmd-submod' on page 605 undefined on input
 line 43808.
LaTeX Warning: Reference `cmd/supercover:cmd-supercover' on page 605 undefined 
on input line 43809.
LaTeX Warning: Reference `cmd/synth:cmd-synth' on page 605 undefined on input l
ine 43810.
LaTeX Warning: Reference `cmd/synth_achronix:cmd-synth_achronix' on page 605 un
defined on input line 43811.
LaTeX Warning: Reference `cmd/synth_anlogic:cmd-synth_anlogic' on page 605 unde
fined on input line 43812.
LaTeX Warning: Reference `cmd/synth_coolrunner2:cmd-synth_coolrunner2' on page 
605 undefined on input line 43813.
LaTeX Warning: Reference `cmd/synth_easic:cmd-synth_easic' on page 605 undefine
d on input line 43814.
LaTeX Warning: Reference `cmd/synth_ecp5:cmd-synth_ecp5' on page 605 undefined 
on input line 43815.
LaTeX Warning: Reference `cmd/synth_efinix:cmd-synth_efinix' on page 605 undefi
ned on input line 43816.
LaTeX Warning: Reference `cmd/synth_fabulous:cmd-synth_fabulous' on page 605 un
defined on input line 43817.
LaTeX Warning: Reference `cmd/synth_gatemate:cmd-synth_gatemate' on page 605 un
defined on input line 43818.
LaTeX Warning: Reference `cmd/synth_gowin:cmd-synth_gowin' on page 605 undefine
d on input line 43819.
LaTeX Warning: Reference `cmd/synth_greenpak4:cmd-synth_greenpak4' on page 605 
undefined on input line 43820.
LaTeX Warning: Reference `cmd/synth_ice40:cmd-synth_ice40' on page 605 undefine
d on input line 43821.
LaTeX Warning: Reference `cmd/synth_intel:cmd-synth_intel' on page 605 undefine
d on input line 43822.
LaTeX Warning: Reference `cmd/synth_intel_alm:cmd-synth_intel_alm' on page 605 
undefined on input line 43823.
LaTeX Warning: Reference `cmd/synth_lattice:cmd-synth_lattice' on page 605 unde
fined on input line 43824.
LaTeX Warning: Reference `cmd/synth_microchip:cmd-synth_microchip' on page 605 
undefined on input line 43825.
LaTeX Warning: Reference `cmd/synth_nanoxplore:cmd-synth_nanoxplore' on page 60
5 undefined on input line 43826.
LaTeX Warning: Reference `cmd/synth_nexus:cmd-synth_nexus' on page 605 undefine
d on input line 43827.
LaTeX Warning: Reference `cmd/synth_quicklogic:cmd-synth_quicklogic' on page 60
5 undefined on input line 43828.
LaTeX Warning: Reference `cmd/synth_sf2:cmd-synth_sf2' on page 605 undefined on
 input line 43829.
LaTeX Warning: Reference `cmd/synth_xilinx:cmd-synth_xilinx' on page 605 undefi
ned on input line 43830.
LaTeX Warning: Reference `cmd/synthprop:cmd-synthprop' on page 605 undefined on
 input line 43831.
LaTeX Warning: Reference `cmd/tcl:cmd-tcl' on page 605 undefined on input line 
43832.
LaTeX Warning: Reference `cmd/techmap:cmd-techmap' on page 605 undefined on inp
ut line 43833.
LaTeX Warning: Reference `cmd/tee:cmd-tee' on page 605 undefined on input line 
43834.
LaTeX Warning: Reference `cmd/test_abcloop:cmd-test_abcloop' on page 605 undefi
ned on input line 43835.
LaTeX Warning: Reference `cmd/test_autotb:cmd-test_autotb' on page 605 undefine
d on input line 43836.
LaTeX Warning: Reference `cmd/test_cell:cmd-test_cell' on page 605 undefined on
 input line 43837.
LaTeX Warning: Reference `cmd/test_generic:cmd-test_generic' on page 605 undefi
ned on input line 43838.
LaTeX Warning: Reference `cmd/test_pmgen:cmd-test_pmgen' on page 605 undefined 
on input line 43839.
LaTeX Warning: Reference `cmd/torder:cmd-torder' on page 605 undefined on input
 line 43840.
LaTeX Warning: Reference `cmd/trace:cmd-trace' on page 605 undefined on input l
ine 43841.
LaTeX Warning: Reference `cmd/tribuf:cmd-tribuf' on page 605 undefined on input
 line 43842.
LaTeX Warning: Reference `cmd/uniquify:cmd-uniquify' on page 605 undefined on i
nput line 43843.
LaTeX Warning: Reference `cmd/verific:cmd-verific' on page 605 undefined on inp
ut line 43844.
LaTeX Warning: Reference `cmd/verilog_defaults:cmd-verilog_defaults' on page 60
5 undefined on input line 43845.
LaTeX Warning: Reference `cmd/verilog_defines:cmd-verilog_defines' on page 605 
undefined on input line 43846.
LaTeX Warning: Reference `cmd/viz:cmd-viz' on page 605 undefined on input line 
43847.
LaTeX Warning: Reference `cmd/wbflip:cmd-wbflip' on page 605 undefined on input
 line 43848.
LaTeX Warning: Reference `cmd/wreduce:cmd-wreduce' on page 605 undefined on inp
ut line 43849.
LaTeX Warning: Reference `cmd/write_aiger:cmd-write_aiger' on page 605 undefine
d on input line 43850.
LaTeX Warning: Reference `cmd/write_aiger2:cmd-write_aiger2' on page 605 undefi
ned on input line 43851.
LaTeX Warning: Reference `cmd/write_blif:cmd-write_blif' on page 605 undefined 
on input line 43852.
LaTeX Warning: Reference `cmd/write_btor:cmd-write_btor' on page 605 undefined 
on input line 43853.
LaTeX Warning: Reference `cmd/write_cxxrtl:cmd-write_cxxrtl' on page 605 undefi
ned on input line 43854.
LaTeX Warning: Reference `cmd/write_edif:cmd-write_edif' on page 605 undefined 
on input line 43855.
LaTeX Warning: Reference `cmd/write_file:cmd-write_file' on page 605 undefined 
on input line 43856.
LaTeX Warning: Reference `cmd/write_firrtl:cmd-write_firrtl' on page 605 undefi
ned on input line 43857.
LaTeX Warning: Reference `cmd/write_functional_cxx:cmd-write_functional_cxx' on
 page 605 undefined on input line 43858.
Underfull \hbox (badness 10000) in paragraph at lines 43858--43859
[]\T1/lmtt/m/n/10 write_functional_cxx
LaTeX Warning: Reference `cmd/write_functional_rosette:cmd-write_functional_ros
ette' on page 605 undefined on input line 43859.
Underfull \hbox (badness 10000) in paragraph at lines 43859--43860
[]\T1/lmtt/m/n/10 write_functional_rosette
LaTeX Warning: Reference `cmd/write_functional_smt2:cmd-write_functional_smt2' 
on page 605 undefined on input line 43860.
Underfull \hbox (badness 10000) in paragraph at lines 43860--43861
[]\T1/lmtt/m/n/10 write_functional_smt2
LaTeX Warning: Reference `cmd/write_intersynth:cmd-write_intersynth' on page 60
5 undefined on input line 43861.
LaTeX Warning: Reference `cmd/write_jny:cmd-write_jny' on page 605 undefined on
 input line 43862.
LaTeX Warning: Reference `cmd/write_json:cmd-write_json' on page 605 undefined 
on input line 43863.
LaTeX Warning: Reference `cmd/write_rtlil:cmd-write_rtlil' on page 605 undefine
d on input line 43864.
LaTeX Warning: Reference `cmd/write_simplec:cmd-write_simplec' on page 605 unde
fined on input line 43865.
LaTeX Warning: Reference `cmd/write_smt2:cmd-write_smt2' on page 605 undefined 
on input line 43866.
LaTeX Warning: Reference `cmd/write_smv:cmd-write_smv' on page 605 undefined on
 input line 43867.
LaTeX Warning: Reference `cmd/write_spice:cmd-write_spice' on page 605 undefine
d on input line 43868.
LaTeX Warning: Reference `cmd/write_table:cmd-write_table' on page 605 undefine
d on input line 43869.
LaTeX Warning: Reference `cmd/write_verilog:cmd-write_verilog' on page 605 unde
fined on input line 43870.
LaTeX Warning: Reference `cmd/write_xaiger:cmd-write_xaiger' on page 605 undefi
ned on input line 43871.
LaTeX Warning: Reference `cmd/write_xaiger2:cmd-write_xaiger2' on page 605 unde
fined on input line 43872.
LaTeX Warning: Reference `cmd/xilinx_dffopt:cmd-xilinx_dffopt' on page 605 unde
fined on input line 43873.
LaTeX Warning: Reference `cmd/xilinx_dsp:cmd-xilinx_dsp' on page 605 undefined 
on input line 43874.
LaTeX Warning: Reference `cmd/xilinx_srl:cmd-xilinx_srl' on page 605 undefined 
on input line 43875.
LaTeX Warning: Reference `cmd/xprop:cmd-xprop' on page 605 undefined on input l
ine 43876.
LaTeX Warning: Reference `cmd/zinit:cmd-zinit' on page 605 undefined on input l
ine 43877.
[605] [606]
LaTeX Warning: Reference `cmd/abc:cmd-abc' on page 607 undefined on input line 
43883.
LaTeX Warning: Reference `cmd/abc9:cmd-abc9' on page 607 undefined on input lin
e 43884.
LaTeX Warning: Reference `cmd/abc9_exe:cmd-abc9_exe' on page 607 undefined on i
nput line 43885.
LaTeX Warning: Reference `cmd/abc9_ops:cmd-abc9_ops' on page 607 undefined on i
nput line 43886.
LaTeX Warning: Reference `cmd/abc_new:cmd-abc_new' on page 607 undefined on inp
ut line 43887.
LaTeX Warning: Reference `cmd/add:cmd-add' on page 607 undefined on input line 
43888.
LaTeX Warning: Reference `cmd/aigmap:cmd-aigmap' on page 607 undefined on input
 line 43889.
LaTeX Warning: Reference `cmd/alumacc:cmd-alumacc' on page 607 undefined on inp
ut line 43890.
LaTeX Warning: Reference `cmd/anlogic_eqn:cmd-anlogic_eqn' on page 607 undefine
d on input line 43891.
LaTeX Warning: Reference `cmd/anlogic_fixcarry:cmd-anlogic_fixcarry' on page 60
7 undefined on input line 43892.
LaTeX Warning: Reference `cmd/assertpmux:cmd-assertpmux' on page 607 undefined 
on input line 43893.
LaTeX Warning: Reference `cmd/async2sync:cmd-async2sync' on page 607 undefined 
on input line 43894.
LaTeX Warning: Reference `cmd/attrmap:cmd-attrmap' on page 607 undefined on inp
ut line 43895.
LaTeX Warning: Reference `cmd/attrmvcp:cmd-attrmvcp' on page 607 undefined on i
nput line 43896.
LaTeX Warning: Reference `cmd/autoname:cmd-autoname' on page 607 undefined on i
nput line 43897.
LaTeX Warning: Reference `cmd/blackbox:cmd-blackbox' on page 607 undefined on i
nput line 43898.
LaTeX Warning: Reference `cmd/bmuxmap:cmd-bmuxmap' on page 607 undefined on inp
ut line 43899.
LaTeX Warning: Reference `cmd/booth:cmd-booth' on page 607 undefined on input l
ine 43900.
LaTeX Warning: Reference `cmd/box_derive:cmd-box_derive' on page 607 undefined 
on input line 43901.
LaTeX Warning: Reference `cmd/bufnorm:cmd-bufnorm' on page 607 undefined on inp
ut line 43902.
LaTeX Warning: Reference `cmd/bugpoint:cmd-bugpoint' on page 607 undefined on i
nput line 43903.
LaTeX Warning: Reference `cmd/bwmuxmap:cmd-bwmuxmap' on page 607 undefined on i
nput line 43904.
LaTeX Warning: Reference `cmd/cd:cmd-cd' on page 607 undefined on input line 43
905.
LaTeX Warning: Reference `cmd/cellmatch:cmd-cellmatch' on page 607 undefined on
 input line 43906.
LaTeX Warning: Reference `cmd/check:cmd-check' on page 607 undefined on input l
ine 43907.
LaTeX Warning: Reference `cmd/chformal:cmd-chformal' on page 607 undefined on i
nput line 43908.
LaTeX Warning: Reference `cmd/chparam:cmd-chparam' on page 607 undefined on inp
ut line 43909.
LaTeX Warning: Reference `cmd/chtype:cmd-chtype' on page 607 undefined on input
 line 43910.
LaTeX Warning: Reference `cmd/clean:cmd-clean' on page 607 undefined on input l
ine 43911.
LaTeX Warning: Reference `cmd/clean_zerowidth:cmd-clean_zerowidth' on page 607 
undefined on input line 43912.
LaTeX Warning: Reference `cmd/clk2fflogic:cmd-clk2fflogic' on page 607 undefine
d on input line 43913.
LaTeX Warning: Reference `cmd/clkbufmap:cmd-clkbufmap' on page 607 undefined on
 input line 43914.
LaTeX Warning: Reference `cmd/clockgate:cmd-clockgate' on page 607 undefined on
 input line 43915.
LaTeX Warning: Reference `cmd/connect:cmd-connect' on page 607 undefined on inp
ut line 43916.
LaTeX Warning: Reference `cmd/connect_rpc:cmd-connect_rpc' on page 607 undefine
d on input line 43917.
LaTeX Warning: Reference `cmd/connwrappers:cmd-connwrappers' on page 607 undefi
ned on input line 43918.
LaTeX Warning: Reference `cmd/coolrunner2_fixup:cmd-coolrunner2_fixup' on page 
607 undefined on input line 43919.
LaTeX Warning: Reference `cmd/coolrunner2_sop:cmd-coolrunner2_sop' on page 607 
undefined on input line 43920.
LaTeX Warning: Reference `cmd/copy:cmd-copy' on page 607 undefined on input lin
e 43921.
LaTeX Warning: Reference `cmd/cover:cmd-cover' on page 607 undefined on input l
ine 43922.
LaTeX Warning: Reference `cmd/cutpoint:cmd-cutpoint' on page 607 undefined on i
nput line 43923.
LaTeX Warning: Reference `cmd/debug:cmd-debug' on page 607 undefined on input l
ine 43924.
LaTeX Warning: Reference `cmd/delete:cmd-delete' on page 607 undefined on input
 line 43925.
LaTeX Warning: Reference `cmd/deminout:cmd-deminout' on page 607 undefined on i
nput line 43926.
LaTeX Warning: Reference `cmd/demuxmap:cmd-demuxmap' on page 607 undefined on i
nput line 43927.
LaTeX Warning: Reference `cmd/design:cmd-design' on page 607 undefined on input
 line 43928.
LaTeX Warning: Reference `cmd/dffinit:cmd-dffinit' on page 607 undefined on inp
ut line 43929.
LaTeX Warning: Reference `cmd/dfflegalize:cmd-dfflegalize' on page 607 undefine
d on input line 43930.
LaTeX Warning: Reference `cmd/dfflibmap:cmd-dfflibmap' on page 607 undefined on
 input line 43931.
LaTeX Warning: Reference `cmd/dffunmap:cmd-dffunmap' on page 607 undefined on i
nput line 43932.
LaTeX Warning: Reference `cmd/dft_tag:cmd-dft_tag' on page 607 undefined on inp
ut line 43933.
LaTeX Warning: Reference `cmd/dump:cmd-dump' on page 607 undefined on input lin
e 43934.
LaTeX Warning: Reference `cmd/echo:cmd-echo' on page 607 undefined on input lin
e 43935.
LaTeX Warning: Reference `cmd/edgetypes:cmd-edgetypes' on page 607 undefined on
 input line 43936.
LaTeX Warning: Reference `cmd/efinix_fixcarry:cmd-efinix_fixcarry' on page 607 
undefined on input line 43937.
LaTeX Warning: Reference `cmd/equiv_add:cmd-equiv_add' on page 607 undefined on
 input line 43938.
LaTeX Warning: Reference `cmd/equiv_induct:cmd-equiv_induct' on page 607 undefi
ned on input line 43939.
LaTeX Warning: Reference `cmd/equiv_make:cmd-equiv_make' on page 607 undefined 
on input line 43940.
LaTeX Warning: Reference `cmd/equiv_mark:cmd-equiv_mark' on page 607 undefined 
on input line 43941.
LaTeX Warning: Reference `cmd/equiv_miter:cmd-equiv_miter' on page 607 undefine
d on input line 43942.
LaTeX Warning: Reference `cmd/equiv_opt:cmd-equiv_opt' on page 607 undefined on
 input line 43943.
LaTeX Warning: Reference `cmd/equiv_purge:cmd-equiv_purge' on page 607 undefine
d on input line 43944.
LaTeX Warning: Reference `cmd/equiv_remove:cmd-equiv_remove' on page 607 undefi
ned on input line 43945.
LaTeX Warning: Reference `cmd/equiv_simple:cmd-equiv_simple' on page 607 undefi
ned on input line 43946.
LaTeX Warning: Reference `cmd/equiv_status:cmd-equiv_status' on page 607 undefi
ned on input line 43947.
LaTeX Warning: Reference `cmd/equiv_struct:cmd-equiv_struct' on page 607 undefi
ned on input line 43948.
LaTeX Warning: Reference `cmd/eval:cmd-eval' on page 607 undefined on input lin
e 43949.
LaTeX Warning: Reference `cmd/example_dt:cmd-example_dt' on page 607 undefined 
on input line 43950.
LaTeX Warning: Reference `cmd/exec:cmd-exec' on page 607 undefined on input lin
e 43951.
LaTeX Warning: Reference `cmd/expose:cmd-expose' on page 607 undefined on input
 line 43952.
LaTeX Warning: Reference `cmd/extract:cmd-extract' on page 607 undefined on inp
ut line 43953.
LaTeX Warning: Reference `cmd/extract_counter:cmd-extract_counter' on page 607 
undefined on input line 43954.
LaTeX Warning: Reference `cmd/extract_fa:cmd-extract_fa' on page 607 undefined 
on input line 43955.
LaTeX Warning: Reference `cmd/extract_reduce:cmd-extract_reduce' on page 607 un
defined on input line 43956.
LaTeX Warning: Reference `cmd/extractinv:cmd-extractinv' on page 607 undefined 
on input line 43957.
LaTeX Warning: Reference `cmd/flatten:cmd-flatten' on page 607 undefined on inp
ut line 43958.
LaTeX Warning: Reference `cmd/flowmap:cmd-flowmap' on page 607 undefined on inp
ut line 43959.
LaTeX Warning: Reference `cmd/fmcombine:cmd-fmcombine' on page 607 undefined on
 input line 43960.
LaTeX Warning: Reference `cmd/fminit:cmd-fminit' on page 607 undefined on input
 line 43961.
LaTeX Warning: Reference `cmd/formalff:cmd-formalff' on page 607 undefined on i
nput line 43962.
LaTeX Warning: Reference `cmd/freduce:cmd-freduce' on page 607 undefined on inp
ut line 43963.
LaTeX Warning: Reference `cmd/fsm:cmd-fsm' on page 607 undefined on input line 
43964.
LaTeX Warning: Reference `cmd/fsm_detect:cmd-fsm_detect' on page 607 undefined 
on input line 43965.
LaTeX Warning: Reference `cmd/fsm_expand:cmd-fsm_expand' on page 607 undefined 
on input line 43966.
[607]
LaTeX Warning: Reference `cmd/fsm_export:cmd-fsm_export' on page 608 undefined 
on input line 43967.
LaTeX Warning: Reference `cmd/fsm_extract:cmd-fsm_extract' on page 608 undefine
d on input line 43968.
LaTeX Warning: Reference `cmd/fsm_info:cmd-fsm_info' on page 608 undefined on i
nput line 43969.
LaTeX Warning: Reference `cmd/fsm_map:cmd-fsm_map' on page 608 undefined on inp
ut line 43970.
LaTeX Warning: Reference `cmd/fsm_opt:cmd-fsm_opt' on page 608 undefined on inp
ut line 43971.
LaTeX Warning: Reference `cmd/fsm_recode:cmd-fsm_recode' on page 608 undefined 
on input line 43972.
LaTeX Warning: Reference `cmd/fst2tb:cmd-fst2tb' on page 608 undefined on input
 line 43973.
LaTeX Warning: Reference `cmd/future:cmd-future' on page 608 undefined on input
 line 43974.
LaTeX Warning: Reference `cmd/gatemate_foldinv:cmd-gatemate_foldinv' on page 60
8 undefined on input line 43975.
LaTeX Warning: Reference `cmd/glift:cmd-glift' on page 608 undefined on input l
ine 43976.
LaTeX Warning: Reference `cmd/greenpak4_dffinv:cmd-greenpak4_dffinv' on page 60
8 undefined on input line 43977.
LaTeX Warning: Reference `cmd/help:cmd-help' on page 608 undefined on input lin
e 43978.
LaTeX Warning: Reference `cmd/hierarchy:cmd-hierarchy' on page 608 undefined on
 input line 43979.
LaTeX Warning: Reference `cmd/hilomap:cmd-hilomap' on page 608 undefined on inp
ut line 43980.
LaTeX Warning: Reference `cmd/history:cmd-history' on page 608 undefined on inp
ut line 43981.
LaTeX Warning: Reference `cmd/ice40_braminit:cmd-ice40_braminit' on page 608 un
defined on input line 43982.
LaTeX Warning: Reference `cmd/ice40_dsp:cmd-ice40_dsp' on page 608 undefined on
 input line 43983.
LaTeX Warning: Reference `cmd/ice40_opt:cmd-ice40_opt' on page 608 undefined on
 input line 43984.
LaTeX Warning: Reference `cmd/ice40_wrapcarry:cmd-ice40_wrapcarry' on page 608 
undefined on input line 43985.
LaTeX Warning: Reference `cmd/insbuf:cmd-insbuf' on page 608 undefined on input
 line 43986.
LaTeX Warning: Reference `cmd/internal_stats:cmd-internal_stats' on page 608 un
defined on input line 43987.
LaTeX Warning: Reference `cmd/iopadmap:cmd-iopadmap' on page 608 undefined on i
nput line 43988.
LaTeX Warning: Reference `cmd/jny:cmd-jny' on page 608 undefined on input line 
43989.
LaTeX Warning: Reference `cmd/json:cmd-json' on page 608 undefined on input lin
e 43990.
LaTeX Warning: Reference `cmd/keep_hierarchy:cmd-keep_hierarchy' on page 608 un
defined on input line 43991.
LaTeX Warning: Reference `cmd/lattice_gsr:cmd-lattice_gsr' on page 608 undefine
d on input line 43992.
LaTeX Warning: Reference `cmd/license:cmd-license' on page 608 undefined on inp
ut line 43993.
LaTeX Warning: Reference `cmd/log:cmd-log' on page 608 undefined on input line 
43994.
LaTeX Warning: Reference `cmd/logger:cmd-logger' on page 608 undefined on input
 line 43995.
LaTeX Warning: Reference `cmd/ls:cmd-ls' on page 608 undefined on input line 43
996.
LaTeX Warning: Reference `cmd/ltp:cmd-ltp' on page 608 undefined on input line 
43997.
LaTeX Warning: Reference `cmd/lut2mux:cmd-lut2mux' on page 608 undefined on inp
ut line 43998.
LaTeX Warning: Reference `cmd/maccmap:cmd-maccmap' on page 608 undefined on inp
ut line 43999.
LaTeX Warning: Reference `cmd/memory:cmd-memory' on page 608 undefined on input
 line 44000.
LaTeX Warning: Reference `cmd/memory_bmux2rom:cmd-memory_bmux2rom' on page 608 
undefined on input line 44001.
LaTeX Warning: Reference `cmd/memory_bram:cmd-memory_bram' on page 608 undefine
d on input line 44002.
LaTeX Warning: Reference `cmd/memory_collect:cmd-memory_collect' on page 608 un
defined on input line 44003.
LaTeX Warning: Reference `cmd/memory_dff:cmd-memory_dff' on page 608 undefined 
on input line 44004.
LaTeX Warning: Reference `cmd/memory_libmap:cmd-memory_libmap' on page 608 unde
fined on input line 44005.
LaTeX Warning: Reference `cmd/memory_map:cmd-memory_map' on page 608 undefined 
on input line 44006.
LaTeX Warning: Reference `cmd/memory_memx:cmd-memory_memx' on page 608 undefine
d on input line 44007.
LaTeX Warning: Reference `cmd/memory_narrow:cmd-memory_narrow' on page 608 unde
fined on input line 44008.
LaTeX Warning: Reference `cmd/memory_nordff:cmd-memory_nordff' on page 608 unde
fined on input line 44009.
LaTeX Warning: Reference `cmd/memory_share:cmd-memory_share' on page 608 undefi
ned on input line 44010.
LaTeX Warning: Reference `cmd/memory_unpack:cmd-memory_unpack' on page 608 unde
fined on input line 44011.
LaTeX Warning: Reference `cmd/microchip_dffopt:cmd-microchip_dffopt' on page 60
8 undefined on input line 44012.
LaTeX Warning: Reference `cmd/microchip_dsp:cmd-microchip_dsp' on page 608 unde
fined on input line 44013.
LaTeX Warning: Reference `cmd/miter:cmd-miter' on page 608 undefined on input l
ine 44014.
LaTeX Warning: Reference `cmd/mutate:cmd-mutate' on page 608 undefined on input
 line 44015.
LaTeX Warning: Reference `cmd/muxcover:cmd-muxcover' on page 608 undefined on i
nput line 44016.
LaTeX Warning: Reference `cmd/muxpack:cmd-muxpack' on page 608 undefined on inp
ut line 44017.
LaTeX Warning: Reference `cmd/nlutmap:cmd-nlutmap' on page 608 undefined on inp
ut line 44018.
LaTeX Warning: Reference `cmd/nx_carry:cmd-nx_carry' on page 608 undefined on i
nput line 44019.
LaTeX Warning: Reference `cmd/onehot:cmd-onehot' on page 608 undefined on input
 line 44020.
LaTeX Warning: Reference `cmd/opt:cmd-opt' on page 608 undefined on input line 
44021.
LaTeX Warning: Reference `cmd/opt_clean:cmd-opt_clean' on page 608 undefined on
 input line 44022.
LaTeX Warning: Reference `cmd/opt_demorgan:cmd-opt_demorgan' on page 608 undefi
ned on input line 44023.
LaTeX Warning: Reference `cmd/opt_dff:cmd-opt_dff' on page 608 undefined on inp
ut line 44024.
LaTeX Warning: Reference `cmd/opt_expr:cmd-opt_expr' on page 608 undefined on i
nput line 44025.
LaTeX Warning: Reference `cmd/opt_ffinv:cmd-opt_ffinv' on page 608 undefined on
 input line 44026.
LaTeX Warning: Reference `cmd/opt_lut:cmd-opt_lut' on page 608 undefined on inp
ut line 44027.
LaTeX Warning: Reference `cmd/opt_lut_ins:cmd-opt_lut_ins' on page 608 undefine
d on input line 44028.
LaTeX Warning: Reference `cmd/opt_mem:cmd-opt_mem' on page 608 undefined on inp
ut line 44029.
LaTeX Warning: Reference `cmd/opt_mem_feedback:cmd-opt_mem_feedback' on page 60
8 undefined on input line 44030.
LaTeX Warning: Reference `cmd/opt_mem_priority:cmd-opt_mem_priority' on page 60
8 undefined on input line 44031.
LaTeX Warning: Reference `cmd/opt_mem_widen:cmd-opt_mem_widen' on page 608 unde
fined on input line 44032.
LaTeX Warning: Reference `cmd/opt_merge:cmd-opt_merge' on page 608 undefined on
 input line 44033.
LaTeX Warning: Reference `cmd/opt_muxtree:cmd-opt_muxtree' on page 608 undefine
d on input line 44034.
LaTeX Warning: Reference `cmd/opt_reduce:cmd-opt_reduce' on page 608 undefined 
on input line 44035.
LaTeX Warning: Reference `cmd/opt_share:cmd-opt_share' on page 608 undefined on
 input line 44036.
LaTeX Warning: Reference `cmd/paramap:cmd-paramap' on page 608 undefined on inp
ut line 44037.
LaTeX Warning: Reference `cmd/peepopt:cmd-peepopt' on page 608 undefined on inp
ut line 44038.
LaTeX Warning: Reference `cmd/plugin:cmd-plugin' on page 608 undefined on input
 line 44039.
LaTeX Warning: Reference `cmd/pmux2shiftx:cmd-pmux2shiftx' on page 608 undefine
d on input line 44040.
LaTeX Warning: Reference `cmd/pmuxtree:cmd-pmuxtree' on page 608 undefined on i
nput line 44041.
LaTeX Warning: Reference `cmd/portlist:cmd-portlist' on page 608 undefined on i
nput line 44042.
LaTeX Warning: Reference `cmd/prep:cmd-prep' on page 608 undefined on input lin
e 44043.
LaTeX Warning: Reference `cmd/printattrs:cmd-printattrs' on page 608 undefined 
on input line 44044.
LaTeX Warning: Reference `cmd/proc:cmd-proc' on page 608 undefined on input lin
e 44045.
LaTeX Warning: Reference `cmd/proc_arst:cmd-proc_arst' on page 608 undefined on
 input line 44046.
LaTeX Warning: Reference `cmd/proc_clean:cmd-proc_clean' on page 608 undefined 
on input line 44047.
LaTeX Warning: Reference `cmd/proc_dff:cmd-proc_dff' on page 608 undefined on i
nput line 44048.
LaTeX Warning: Reference `cmd/proc_dlatch:cmd-proc_dlatch' on page 608 undefine
d on input line 44049.
LaTeX Warning: Reference `cmd/proc_init:cmd-proc_init' on page 608 undefined on
 input line 44050.
LaTeX Warning: Reference `cmd/proc_memwr:cmd-proc_memwr' on page 608 undefined 
on input line 44051.
LaTeX Warning: Reference `cmd/proc_mux:cmd-proc_mux' on page 608 undefined on i
nput line 44052.
LaTeX Warning: Reference `cmd/proc_prune:cmd-proc_prune' on page 608 undefined 
on input line 44053.
LaTeX Warning: Reference `cmd/proc_rmdead:cmd-proc_rmdead' on page 608 undefine
d on input line 44054.
LaTeX Warning: Reference `cmd/proc_rom:cmd-proc_rom' on page 608 undefined on i
nput line 44055.
LaTeX Warning: Reference `cmd/qbfsat:cmd-qbfsat' on page 608 undefined on input
 line 44056.
LaTeX Warning: Reference `cmd/ql_bram_merge:cmd-ql_bram_merge' on page 608 unde
fined on input line 44057.
LaTeX Warning: Reference `cmd/ql_bram_types:cmd-ql_bram_types' on page 608 unde
fined on input line 44058.
LaTeX Warning: Reference `cmd/ql_dsp_io_regs:cmd-ql_dsp_io_regs' on page 608 un
defined on input line 44059.
LaTeX Warning: Reference `cmd/ql_dsp_macc:cmd-ql_dsp_macc' on page 608 undefine
d on input line 44060.
LaTeX Warning: Reference `cmd/ql_dsp_simd:cmd-ql_dsp_simd' on page 608 undefine
d on input line 44061.
LaTeX Warning: Reference `cmd/read:cmd-read' on page 608 undefined on input lin
e 44062.
LaTeX Warning: Reference `cmd/read_aiger:cmd-read_aiger' on page 608 undefined 
on input line 44063.
LaTeX Warning: Reference `cmd/read_blif:cmd-read_blif' on page 608 undefined on
 input line 44064.
LaTeX Warning: Reference `cmd/read_json:cmd-read_json' on page 608 undefined on
 input line 44065.
LaTeX Warning: Reference `cmd/read_liberty:cmd-read_liberty' on page 608 undefi
ned on input line 44066.
LaTeX Warning: Reference `cmd/read_rtlil:cmd-read_rtlil' on page 608 undefined 
on input line 44067.
LaTeX Warning: Reference `cmd/read_verilog:cmd-read_verilog' on page 608 undefi
ned on input line 44068.
LaTeX Warning: Reference `cmd/read_xaiger2:cmd-read_xaiger2' on page 608 undefi
ned on input line 44069.
LaTeX Warning: Reference `cmd/recover_names:cmd-recover_names' on page 608 unde
fined on input line 44070.
LaTeX Warning: Reference `cmd/rename:cmd-rename' on page 608 undefined on input
 line 44071.
LaTeX Warning: Reference `cmd/rmports:cmd-rmports' on page 608 undefined on inp
ut line 44072.
LaTeX Warning: Reference `cmd/sat:cmd-sat' on page 608 undefined on input line 
44073.
LaTeX Warning: Reference `cmd/scatter:cmd-scatter' on page 608 undefined on inp
ut line 44074.
[608]
LaTeX Warning: Reference `cmd/scc:cmd-scc' on page 609 undefined on input line 
44075.
LaTeX Warning: Reference `cmd/scratchpad:cmd-scratchpad' on page 609 undefined 
on input line 44076.
LaTeX Warning: Reference `cmd/script:cmd-script' on page 609 undefined on input
 line 44077.
LaTeX Warning: Reference `cmd/select:cmd-select' on page 609 undefined on input
 line 44078.
LaTeX Warning: Reference `cmd/setattr:cmd-setattr' on page 609 undefined on inp
ut line 44079.
LaTeX Warning: Reference `cmd/setparam:cmd-setparam' on page 609 undefined on i
nput line 44080.
LaTeX Warning: Reference `cmd/setundef:cmd-setundef' on page 609 undefined on i
nput line 44081.
LaTeX Warning: Reference `cmd/share:cmd-share' on page 609 undefined on input l
ine 44082.
LaTeX Warning: Reference `cmd/shell:cmd-shell' on page 609 undefined on input l
ine 44083.
LaTeX Warning: Reference `cmd/show:cmd-show' on page 609 undefined on input lin
e 44084.
LaTeX Warning: Reference `cmd/shregmap:cmd-shregmap' on page 609 undefined on i
nput line 44085.
LaTeX Warning: Reference `cmd/sim:cmd-sim' on page 609 undefined on input line 
44086.
LaTeX Warning: Reference `cmd/simplemap:cmd-simplemap' on page 609 undefined on
 input line 44087.
LaTeX Warning: Reference `cmd/splice:cmd-splice' on page 609 undefined on input
 line 44088.
LaTeX Warning: Reference `cmd/splitcells:cmd-splitcells' on page 609 undefined 
on input line 44089.
LaTeX Warning: Reference `cmd/splitnets:cmd-splitnets' on page 609 undefined on
 input line 44090.
LaTeX Warning: Reference `cmd/sta:cmd-sta' on page 609 undefined on input line 
44091.
LaTeX Warning: Reference `cmd/stat:cmd-stat' on page 609 undefined on input lin
e 44092.
LaTeX Warning: Reference `cmd/submod:cmd-submod' on page 609 undefined on input
 line 44093.
LaTeX Warning: Reference `cmd/supercover:cmd-supercover' on page 609 undefined 
on input line 44094.
LaTeX Warning: Reference `cmd/synth:cmd-synth' on page 609 undefined on input l
ine 44095.
LaTeX Warning: Reference `cmd/synth_achronix:cmd-synth_achronix' on page 609 un
defined on input line 44096.
LaTeX Warning: Reference `cmd/synth_anlogic:cmd-synth_anlogic' on page 609 unde
fined on input line 44097.
LaTeX Warning: Reference `cmd/synth_coolrunner2:cmd-synth_coolrunner2' on page 
609 undefined on input line 44098.
LaTeX Warning: Reference `cmd/synth_easic:cmd-synth_easic' on page 609 undefine
d on input line 44099.
LaTeX Warning: Reference `cmd/synth_ecp5:cmd-synth_ecp5' on page 609 undefined 
on input line 44100.
LaTeX Warning: Reference `cmd/synth_efinix:cmd-synth_efinix' on page 609 undefi
ned on input line 44101.
LaTeX Warning: Reference `cmd/synth_fabulous:cmd-synth_fabulous' on page 609 un
defined on input line 44102.
LaTeX Warning: Reference `cmd/synth_gatemate:cmd-synth_gatemate' on page 609 un
defined on input line 44103.
LaTeX Warning: Reference `cmd/synth_gowin:cmd-synth_gowin' on page 609 undefine
d on input line 44104.
LaTeX Warning: Reference `cmd/synth_greenpak4:cmd-synth_greenpak4' on page 609 
undefined on input line 44105.
LaTeX Warning: Reference `cmd/synth_ice40:cmd-synth_ice40' on page 609 undefine
d on input line 44106.
LaTeX Warning: Reference `cmd/synth_intel:cmd-synth_intel' on page 609 undefine
d on input line 44107.
LaTeX Warning: Reference `cmd/synth_intel_alm:cmd-synth_intel_alm' on page 609 
undefined on input line 44108.
LaTeX Warning: Reference `cmd/synth_lattice:cmd-synth_lattice' on page 609 unde
fined on input line 44109.
LaTeX Warning: Reference `cmd/synth_microchip:cmd-synth_microchip' on page 609 
undefined on input line 44110.
LaTeX Warning: Reference `cmd/synth_nanoxplore:cmd-synth_nanoxplore' on page 60
9 undefined on input line 44111.
LaTeX Warning: Reference `cmd/synth_nexus:cmd-synth_nexus' on page 609 undefine
d on input line 44112.
LaTeX Warning: Reference `cmd/synth_quicklogic:cmd-synth_quicklogic' on page 60
9 undefined on input line 44113.
LaTeX Warning: Reference `cmd/synth_sf2:cmd-synth_sf2' on page 609 undefined on
 input line 44114.
LaTeX Warning: Reference `cmd/synth_xilinx:cmd-synth_xilinx' on page 609 undefi
ned on input line 44115.
LaTeX Warning: Reference `cmd/synthprop:cmd-synthprop' on page 609 undefined on
 input line 44116.
LaTeX Warning: Reference `cmd/tcl:cmd-tcl' on page 609 undefined on input line 
44117.
LaTeX Warning: Reference `cmd/techmap:cmd-techmap' on page 609 undefined on inp
ut line 44118.
LaTeX Warning: Reference `cmd/tee:cmd-tee' on page 609 undefined on input line 
44119.
LaTeX Warning: Reference `cmd/test_abcloop:cmd-test_abcloop' on page 609 undefi
ned on input line 44120.
LaTeX Warning: Reference `cmd/test_autotb:cmd-test_autotb' on page 609 undefine
d on input line 44121.
LaTeX Warning: Reference `cmd/test_cell:cmd-test_cell' on page 609 undefined on
 input line 44122.
LaTeX Warning: Reference `cmd/test_generic:cmd-test_generic' on page 609 undefi
ned on input line 44123.
LaTeX Warning: Reference `cmd/test_pmgen:cmd-test_pmgen' on page 609 undefined 
on input line 44124.
LaTeX Warning: Reference `cmd/torder:cmd-torder' on page 609 undefined on input
 line 44125.
LaTeX Warning: Reference `cmd/trace:cmd-trace' on page 609 undefined on input l
ine 44126.
LaTeX Warning: Reference `cmd/tribuf:cmd-tribuf' on page 609 undefined on input
 line 44127.
LaTeX Warning: Reference `cmd/uniquify:cmd-uniquify' on page 609 undefined on i
nput line 44128.
LaTeX Warning: Reference `cmd/verific:cmd-verific' on page 609 undefined on inp
ut line 44129.
LaTeX Warning: Reference `cmd/verilog_defaults:cmd-verilog_defaults' on page 60
9 undefined on input line 44130.
LaTeX Warning: Reference `cmd/verilog_defines:cmd-verilog_defines' on page 609 
undefined on input line 44131.
LaTeX Warning: Reference `cmd/viz:cmd-viz' on page 609 undefined on input line 
44132.
LaTeX Warning: Reference `cmd/wbflip:cmd-wbflip' on page 609 undefined on input
 line 44133.
LaTeX Warning: Reference `cmd/wreduce:cmd-wreduce' on page 609 undefined on inp
ut line 44134.
LaTeX Warning: Reference `cmd/write_aiger:cmd-write_aiger' on page 609 undefine
d on input line 44135.
LaTeX Warning: Reference `cmd/write_aiger2:cmd-write_aiger2' on page 609 undefi
ned on input line 44136.
LaTeX Warning: Reference `cmd/write_blif:cmd-write_blif' on page 609 undefined 
on input line 44137.
LaTeX Warning: Reference `cmd/write_btor:cmd-write_btor' on page 609 undefined 
on input line 44138.
LaTeX Warning: Reference `cmd/write_cxxrtl:cmd-write_cxxrtl' on page 609 undefi
ned on input line 44139.
LaTeX Warning: Reference `cmd/write_edif:cmd-write_edif' on page 609 undefined 
on input line 44140.
LaTeX Warning: Reference `cmd/write_file:cmd-write_file' on page 609 undefined 
on input line 44141.
LaTeX Warning: Reference `cmd/write_firrtl:cmd-write_firrtl' on page 609 undefi
ned on input line 44142.
LaTeX Warning: Reference `cmd/write_functional_cxx:cmd-write_functional_cxx' on
 page 609 undefined on input line 44143.
LaTeX Warning: Reference `cmd/write_functional_rosette:cmd-write_functional_ros
ette' on page 609 undefined on input line 44144.
LaTeX Warning: Reference `cmd/write_functional_smt2:cmd-write_functional_smt2' 
on page 609 undefined on input line 44145.
LaTeX Warning: Reference `cmd/write_intersynth:cmd-write_intersynth' on page 60
9 undefined on input line 44146.
LaTeX Warning: Reference `cmd/write_jny:cmd-write_jny' on page 609 undefined on
 input line 44147.
LaTeX Warning: Reference `cmd/write_json:cmd-write_json' on page 609 undefined 
on input line 44148.
LaTeX Warning: Reference `cmd/write_rtlil:cmd-write_rtlil' on page 609 undefine
d on input line 44149.
LaTeX Warning: Reference `cmd/write_simplec:cmd-write_simplec' on page 609 unde
fined on input line 44150.
LaTeX Warning: Reference `cmd/write_smt2:cmd-write_smt2' on page 609 undefined 
on input line 44151.
LaTeX Warning: Reference `cmd/write_smv:cmd-write_smv' on page 609 undefined on
 input line 44152.
LaTeX Warning: Reference `cmd/write_spice:cmd-write_spice' on page 609 undefine
d on input line 44153.
LaTeX Warning: Reference `cmd/write_table:cmd-write_table' on page 609 undefine
d on input line 44154.
LaTeX Warning: Reference `cmd/write_verilog:cmd-write_verilog' on page 609 unde
fined on input line 44155.
LaTeX Warning: Reference `cmd/write_xaiger:cmd-write_xaiger' on page 609 undefi
ned on input line 44156.
LaTeX Warning: Reference `cmd/write_xaiger2:cmd-write_xaiger2' on page 609 unde
fined on input line 44157.
LaTeX Warning: Reference `cmd/xilinx_dffopt:cmd-xilinx_dffopt' on page 609 unde
fined on input line 44158.
LaTeX Warning: Reference `cmd/xilinx_dsp:cmd-xilinx_dsp' on page 609 undefined 
on input line 44159.
LaTeX Warning: Reference `cmd/xilinx_srl:cmd-xilinx_srl' on page 609 undefined 
on input line 44160.
LaTeX Warning: Reference `cmd/xprop:cmd-xprop' on page 609 undefined on input l
ine 44161.
LaTeX Warning: Reference `cmd/zinit:cmd-zinit' on page 609 undefined on input l
ine 44162.
[609] [610]
LaTeX Warning: Reference `cell/properties:is_evaluable' on page 611 undefined o
n input line 44168.
LaTeX Warning: Reference `cell/word_arith:arith._alu' on page 611 undefined on 
input line 44169.
LaTeX Warning: Reference `cell/word_arith:arith._fa' on page 611 undefined on i
nput line 44170.
LaTeX Warning: Reference `cell/word_arith:arith._lcu' on page 611 undefined on 
input line 44171.
LaTeX Warning: Reference `cell/word_arith:arith._macc' on page 611 undefined on
 input line 44172.
LaTeX Warning: Reference `cell/word_binary:binary._add' on page 611 undefined o
n input line 44173.
LaTeX Warning: Reference `cell/word_binary:binary._and' on page 611 undefined o
n input line 44174.
LaTeX Warning: Reference `cell/word_binary:binary._bweqx' on page 611 undefined
 on input line 44175.
LaTeX Warning: Reference `cell/word_binary:binary._div' on page 611 undefined o
n input line 44176.
LaTeX Warning: Reference `cell/word_binary:binary._divfloor' on page 611 undefi
ned on input line 44177.
LaTeX Warning: Reference `cell/word_binary:binary._eq' on page 611 undefined on
 input line 44178.
LaTeX Warning: Reference `cell/word_binary:binary._eqx' on page 611 undefined o
n input line 44179.
LaTeX Warning: Reference `cell/word_binary:binary._ge' on page 611 undefined on
 input line 44180.
LaTeX Warning: Reference `cell/word_binary:binary._gt' on page 611 undefined on
 input line 44181.
LaTeX Warning: Reference `cell/word_binary:binary._le' on page 611 undefined on
 input line 44182.
LaTeX Warning: Reference `cell/word_binary:binary._logic_and' on page 611 undef
ined on input line 44183.
LaTeX Warning: Reference `cell/word_binary:binary._logic_or' on page 611 undefi
ned on input line 44184.
LaTeX Warning: Reference `cell/word_binary:binary._lt' on page 611 undefined on
 input line 44185.
LaTeX Warning: Reference `cell/word_binary:binary._mod' on page 611 undefined o
n input line 44186.
LaTeX Warning: Reference `cell/word_binary:binary._modfloor' on page 611 undefi
ned on input line 44187.
LaTeX Warning: Reference `cell/word_binary:binary._mul' on page 611 undefined o
n input line 44188.
LaTeX Warning: Reference `cell/word_binary:binary._ne' on page 611 undefined on
 input line 44189.
LaTeX Warning: Reference `cell/word_binary:binary._nex' on page 611 undefined o
n input line 44190.
LaTeX Warning: Reference `cell/word_binary:binary._or' on page 611 undefined on
 input line 44191.
LaTeX Warning: Reference `cell/word_binary:binary._pow' on page 611 undefined o
n input line 44192.
LaTeX Warning: Reference `cell/word_binary:binary._shift' on page 611 undefined
 on input line 44193.
LaTeX Warning: Reference `cell/word_binary:binary._shiftx' on page 611 undefine
d on input line 44194.
LaTeX Warning: Reference `cell/word_binary:binary._shl' on page 611 undefined o
n input line 44195.
LaTeX Warning: Reference `cell/word_binary:binary._shr' on page 611 undefined o
n input line 44196.
LaTeX Warning: Reference `cell/word_binary:binary._sshl' on page 611 undefined 
on input line 44197.
LaTeX Warning: Reference `cell/word_binary:binary._sshr' on page 611 undefined 
on input line 44198.
LaTeX Warning: Reference `cell/word_binary:binary._sub' on page 611 undefined o
n input line 44199.
LaTeX Warning: Reference `cell/word_binary:binary._xnor' on page 611 undefined 
on input line 44200.
LaTeX Warning: Reference `cell/word_binary:binary._xor' on page 611 undefined o
n input line 44201.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__ANDNOT_' on p
age 611 undefined on input line 44202.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__AOI3_' on pag
e 611 undefined on input line 44203.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__AOI4_' on pag
e 611 undefined on input line 44204.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__MUX16_' on pa
ge 611 undefined on input line 44205.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__MUX4_' on pag
e 611 undefined on input line 44206.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__MUX8_' on pag
e 611 undefined on input line 44207.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__NMUX_' on pag
e 611 undefined on input line 44208.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__OAI3_' on pag
e 611 undefined on input line 44209.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__OAI4_' on pag
e 611 undefined on input line 44210.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__ORNOT_' on pa
ge 611 undefined on input line 44211.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__AND_' on page 611
 undefined on input line 44212.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__BUF_' on page 611
 undefined on input line 44213.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__MUX_' on page 611
 undefined on input line 44214.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__NAND_' on page 61
1 undefined on input line 44215.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__NOR_' on page 611
 undefined on input line 44216.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__NOT_' on page 611
 undefined on input line 44217.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__OR_' on page 611 
undefined on input line 44218.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__XNOR_' on page 61
1 undefined on input line 44219.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__XOR_' on page 611
 undefined on input line 44220.
LaTeX Warning: Reference `cell/word_formal:formal._allconst' on page 611 undefi
ned on input line 44221.
LaTeX Warning: Reference `cell/word_formal:formal._allseq' on page 611 undefine
d on input line 44222.
LaTeX Warning: Reference `cell/word_formal:formal._anyconst' on page 611 undefi
ned on input line 44223.
LaTeX Warning: Reference `cell/word_formal:formal._anyseq' on page 611 undefine
d on input line 44224.
LaTeX Warning: Reference `cell/word_formal:formal._assert' on page 611 undefine
d on input line 44225.
LaTeX Warning: Reference `cell/word_formal:formal._assume' on page 611 undefine
d on input line 44226.
LaTeX Warning: Reference `cell/word_formal:formal._cover' on page 611 undefined
 on input line 44227.
LaTeX Warning: Reference `cell/word_formal:formal._equiv' on page 611 undefined
 on input line 44228.
LaTeX Warning: Reference `cell/word_formal:formal._fair' on page 611 undefined 
on input line 44229.
LaTeX Warning: Reference `cell/word_formal:formal._initstate' on page 611 undef
ined on input line 44230.
LaTeX Warning: Reference `cell/word_formal:formal._live' on page 611 undefined 
on input line 44231.
LaTeX Warning: Reference `cell/gate_other:gate_other.__TBUF_' on page 611 undef
ined on input line 44232.
LaTeX Warning: Reference `cell/word_logic:logic._lut' on page 611 undefined on 
input line 44233.
LaTeX Warning: Reference `cell/word_logic:logic._sop' on page 611 undefined on 
input line 44234.
LaTeX Warning: Reference `cell/word_mux:mux._bmux' on page 611 undefined on inp
ut line 44235.
LaTeX Warning: Reference `cell/word_mux:mux._bwmux' on page 611 undefined on in
put line 44236.
LaTeX Warning: Reference `cell/word_mux:mux._demux' on page 611 undefined on in
put line 44237.
LaTeX Warning: Reference `cell/word_mux:mux._mux' on page 611 undefined on inpu
t line 44238.
LaTeX Warning: Reference `cell/word_mux:mux._pmux' on page 611 undefined on inp
ut line 44239.
LaTeX Warning: Reference `cell/word_mux:mux._tribuf' on page 611 undefined on i
nput line 44240.
LaTeX Warning: Reference `cell/word_spec:spec._specify2' on page 611 undefined 
on input line 44241.
LaTeX Warning: Reference `cell/word_spec:spec._specify3' on page 611 undefined 
on input line 44242.
LaTeX Warning: Reference `cell/word_spec:spec._specrule' on page 611 undefined 
on input line 44243.
LaTeX Warning: Reference `cell/word_unary:unary._buf' on page 611 undefined on 
input line 44244.
LaTeX Warning: Reference `cell/word_unary:unary._logic_not' on page 611 undefin
ed on input line 44245.
LaTeX Warning: Reference `cell/word_unary:unary._neg' on page 611 undefined on 
input line 44246.
LaTeX Warning: Reference `cell/word_unary:unary._not' on page 611 undefined on 
input line 44247.
LaTeX Warning: Reference `cell/word_unary:unary._pos' on page 611 undefined on 
input line 44248.
LaTeX Warning: Reference `cell/word_unary:unary._reduce_and' on page 611 undefi
ned on input line 44249.
LaTeX Warning: Reference `cell/word_unary:unary._reduce_bool' on page 611 undef
ined on input line 44250.
LaTeX Warning: Reference `cell/word_unary:unary._reduce_or' on page 611 undefin
ed on input line 44251.
[611]
LaTeX Warning: Reference `cell/word_unary:unary._reduce_xnor' on page 612 undef
ined on input line 44252.
LaTeX Warning: Reference `cell/word_unary:unary._reduce_xor' on page 612 undefi
ned on input line 44253.
LaTeX Warning: Reference `cell/word_wire:wire._concat' on page 612 undefined on
 input line 44254.
LaTeX Warning: Reference `cell/word_wire:wire._slice' on page 612 undefined on 
input line 44255.
LaTeX Warning: Reference `cell/properties:x-aware' on page 612 undefined on inp
ut line 44258.
LaTeX Warning: Reference `cell/word_binary:binary._bweqx' on page 612 undefined
 on input line 44259.
LaTeX Warning: Reference `cell/word_binary:binary._eqx' on page 612 undefined o
n input line 44260.
LaTeX Warning: Reference `cell/word_binary:binary._nex' on page 612 undefined o
n input line 44261.
LaTeX Warning: Reference `cell/properties:x-output' on page 612 undefined on in
put line 44262.
LaTeX Warning: Reference `cell/word_binary:binary._div' on page 612 undefined o
n input line 44263.
LaTeX Warning: Reference `cell/word_binary:binary._mod' on page 612 undefined o
n input line 44264.
LaTeX Warning: Reference `cell/word_binary:binary._shiftx' on page 612 undefine
d on input line 44265.
LaTeX Warning: Reference `cell/word_mux:mux._pmux' on page 612 undefined on inp
ut line 44266.
[612]
LaTeX Warning: Reference `cell/word_arith:arith._alu' on page 613 undefined on 
input line 44272.
LaTeX Warning: Reference `cell/word_arith:arith._fa' on page 613 undefined on i
nput line 44273.
LaTeX Warning: Reference `cell/word_arith:arith._lcu' on page 613 undefined on 
input line 44274.
LaTeX Warning: Reference `cell/word_arith:arith._macc' on page 613 undefined on
 input line 44275.
LaTeX Warning: Reference `cell/word_binary:binary._add' on page 613 undefined o
n input line 44276.
LaTeX Warning: Reference `cell/word_binary:binary._and' on page 613 undefined o
n input line 44277.
LaTeX Warning: Reference `cell/word_binary:binary._bweqx' on page 613 undefined
 on input line 44278.
LaTeX Warning: Reference `cell/word_binary:binary._div' on page 613 undefined o
n input line 44279.
LaTeX Warning: Reference `cell/word_binary:binary._divfloor' on page 613 undefi
ned on input line 44280.
LaTeX Warning: Reference `cell/word_binary:binary._eq' on page 613 undefined on
 input line 44281.
LaTeX Warning: Reference `cell/word_binary:binary._eqx' on page 613 undefined o
n input line 44282.
LaTeX Warning: Reference `cell/word_binary:binary._ge' on page 613 undefined on
 input line 44283.
LaTeX Warning: Reference `cell/word_binary:binary._gt' on page 613 undefined on
 input line 44284.
LaTeX Warning: Reference `cell/word_binary:binary._le' on page 613 undefined on
 input line 44285.
LaTeX Warning: Reference `cell/word_binary:binary._logic_and' on page 613 undef
ined on input line 44286.
LaTeX Warning: Reference `cell/word_binary:binary._logic_or' on page 613 undefi
ned on input line 44287.
LaTeX Warning: Reference `cell/word_binary:binary._lt' on page 613 undefined on
 input line 44288.
LaTeX Warning: Reference `cell/word_binary:binary._mod' on page 613 undefined o
n input line 44289.
LaTeX Warning: Reference `cell/word_binary:binary._modfloor' on page 613 undefi
ned on input line 44290.
LaTeX Warning: Reference `cell/word_binary:binary._mul' on page 613 undefined o
n input line 44291.
LaTeX Warning: Reference `cell/word_binary:binary._ne' on page 613 undefined on
 input line 44292.
LaTeX Warning: Reference `cell/word_binary:binary._nex' on page 613 undefined o
n input line 44293.
LaTeX Warning: Reference `cell/word_binary:binary._or' on page 613 undefined on
 input line 44294.
LaTeX Warning: Reference `cell/word_binary:binary._pow' on page 613 undefined o
n input line 44295.
LaTeX Warning: Reference `cell/word_binary:binary._shift' on page 613 undefined
 on input line 44296.
LaTeX Warning: Reference `cell/word_binary:binary._shiftx' on page 613 undefine
d on input line 44297.
LaTeX Warning: Reference `cell/word_binary:binary._shl' on page 613 undefined o
n input line 44298.
LaTeX Warning: Reference `cell/word_binary:binary._shr' on page 613 undefined o
n input line 44299.
LaTeX Warning: Reference `cell/word_binary:binary._sshl' on page 613 undefined 
on input line 44300.
LaTeX Warning: Reference `cell/word_binary:binary._sshr' on page 613 undefined 
on input line 44301.
LaTeX Warning: Reference `cell/word_binary:binary._sub' on page 613 undefined o
n input line 44302.
LaTeX Warning: Reference `cell/word_binary:binary._xnor' on page 613 undefined 
on input line 44303.
LaTeX Warning: Reference `cell/word_binary:binary._xor' on page 613 undefined o
n input line 44304.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__ANDNOT_' on p
age 613 undefined on input line 44305.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__AOI3_' on pag
e 613 undefined on input line 44306.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__AOI4_' on pag
e 613 undefined on input line 44307.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__MUX16_' on pa
ge 613 undefined on input line 44308.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__MUX4_' on pag
e 613 undefined on input line 44309.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__MUX8_' on pag
e 613 undefined on input line 44310.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__NMUX_' on pag
e 613 undefined on input line 44311.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__OAI3_' on pag
e 613 undefined on input line 44312.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__OAI4_' on pag
e 613 undefined on input line 44313.
LaTeX Warning: Reference `cell/gate_comb_combined:comb_combined.__ORNOT_' on pa
ge 613 undefined on input line 44314.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__AND_' on page 613
 undefined on input line 44315.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__BUF_' on page 613
 undefined on input line 44316.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__MUX_' on page 613
 undefined on input line 44317.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__NAND_' on page 61
3 undefined on input line 44318.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__NOR_' on page 613
 undefined on input line 44319.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__NOT_' on page 613
 undefined on input line 44320.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__OR_' on page 613 
undefined on input line 44321.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__XNOR_' on page 61
3 undefined on input line 44322.
LaTeX Warning: Reference `cell/gate_comb_simple:comb_simple.__XOR_' on page 613
 undefined on input line 44323.
LaTeX Warning: Reference `cell/word_debug:debug._check' on page 613 undefined o
n input line 44324.
LaTeX Warning: Reference `cell/word_debug:debug._print' on page 613 undefined o
n input line 44325.
LaTeX Warning: Reference `cell/word_debug:debug._scopeinfo' on page 613 undefin
ed on input line 44326.
LaTeX Warning: Reference `cell/word_formal:formal._allconst' on page 613 undefi
ned on input line 44327.
LaTeX Warning: Reference `cell/word_formal:formal._allseq' on page 613 undefine
d on input line 44328.
LaTeX Warning: Reference `cell/word_formal:formal._anyconst' on page 613 undefi
ned on input line 44329.
LaTeX Warning: Reference `cell/word_formal:formal._anyinit' on page 613 undefin
ed on input line 44330.
LaTeX Warning: Reference `cell/word_formal:formal._anyseq' on page 613 undefine
d on input line 44331.
LaTeX Warning: Reference `cell/word_formal:formal._assert' on page 613 undefine
d on input line 44332.
LaTeX Warning: Reference `cell/word_formal:formal._assume' on page 613 undefine
d on input line 44333.
LaTeX Warning: Reference `cell/word_formal:formal._cover' on page 613 undefined
 on input line 44334.
LaTeX Warning: Reference `cell/word_formal:formal._equiv' on page 613 undefined
 on input line 44335.
LaTeX Warning: Reference `cell/word_formal:formal._fair' on page 613 undefined 
on input line 44336.
LaTeX Warning: Reference `cell/word_formal:formal._ff' on page 613 undefined on
 input line 44337.
LaTeX Warning: Reference `cell/word_formal:formal._initstate' on page 613 undef
ined on input line 44338.
LaTeX Warning: Reference `cell/word_formal:formal._live' on page 613 undefined 
on input line 44339.
LaTeX Warning: Reference `cell/word_formal:formal_tag._future_ff' on page 613 u
ndefined on input line 44340.
LaTeX Warning: Reference `cell/word_formal:formal_tag._get_tag' on page 613 und
efined on input line 44341.
LaTeX Warning: Reference `cell/word_formal:formal_tag._original_tag' on page 61
3 undefined on input line 44342.
LaTeX Warning: Reference `cell/word_formal:formal_tag._overwrite_tag' on page 6
13 undefined on input line 44343.
LaTeX Warning: Reference `cell/word_formal:formal_tag._set_tag' on page 613 und
efined on input line 44344.
LaTeX Warning: Reference `cell/word_fsm:fsm._fsm' on page 613 undefined on inpu
t line 44345.
LaTeX Warning: Reference `cell/gate_other:gate_other.__TBUF_' on page 613 undef
ined on input line 44346.
LaTeX Warning: Reference `cell/word_logic:logic._lut' on page 613 undefined on 
input line 44347.
LaTeX Warning: Reference `cell/word_logic:logic._sop' on page 613 undefined on 
input line 44348.
LaTeX Warning: Reference `cell/word_mem:mem._mem' on page 613 undefined on inpu
t line 44349.
LaTeX Warning: Reference `cell/word_mem:mem._mem_v2' on page 613 undefined on i
nput line 44350.
LaTeX Warning: Reference `cell/word_mem:mem._meminit' on page 613 undefined on 
input line 44351.
LaTeX Warning: Reference `cell/word_mem:mem._meminit_v2' on page 613 undefined 
on input line 44352.
LaTeX Warning: Reference `cell/word_mem:mem._memrd' on page 613 undefined on in
put line 44353.
LaTeX Warning: Reference `cell/word_mem:mem._memrd_v2' on page 613 undefined on
 input line 44354.
LaTeX Warning: Reference `cell/word_mem:mem._memwr' on page 613 undefined on in
put line 44355.
[613]
LaTeX Warning: Reference `cell/word_mem:mem._memwr_v2' on page 614 undefined on
 input line 44356.
LaTeX Warning: Reference `cell/word_mux:mux._bmux' on page 614 undefined on inp
ut line 44357.
LaTeX Warning: Reference `cell/word_mux:mux._bwmux' on page 614 undefined on in
put line 44358.
LaTeX Warning: Reference `cell/word_mux:mux._demux' on page 614 undefined on in
put line 44359.
LaTeX Warning: Reference `cell/word_mux:mux._mux' on page 614 undefined on inpu
t line 44360.
LaTeX Warning: Reference `cell/word_mux:mux._pmux' on page 614 undefined on inp
ut line 44361.
LaTeX Warning: Reference `cell/word_mux:mux._tribuf' on page 614 undefined on i
nput line 44362.
LaTeX Warning: Reference `cell/word_reg:reg._adff' on page 614 undefined on inp
ut line 44363.
LaTeX Warning: Reference `cell/word_reg:reg._adffe' on page 614 undefined on in
put line 44364.
LaTeX Warning: Reference `cell/word_reg:reg._adlatch' on page 614 undefined on 
input line 44365.
LaTeX Warning: Reference `cell/word_reg:reg._aldff' on page 614 undefined on in
put line 44366.
LaTeX Warning: Reference `cell/word_reg:reg._aldffe' on page 614 undefined on i
nput line 44367.
LaTeX Warning: Reference `cell/word_reg:reg._dff' on page 614 undefined on inpu
t line 44368.
LaTeX Warning: Reference `cell/word_reg:reg._dffe' on page 614 undefined on inp
ut line 44369.
LaTeX Warning: Reference `cell/word_reg:reg._dffsr' on page 614 undefined on in
put line 44370.
LaTeX Warning: Reference `cell/word_reg:reg._dffsre' on page 614 undefined on i
nput line 44371.
LaTeX Warning: Reference `cell/word_reg:reg._dlatch' on page 614 undefined on i
nput line 44372.
LaTeX Warning: Reference `cell/word_reg:reg._dlatchsr' on page 614 undefined on
 input line 44373.
LaTeX Warning: Reference `cell/word_reg:reg._sdff' on page 614 undefined on inp
ut line 44374.
LaTeX Warning: Reference `cell/word_reg:reg._sdffce' on page 614 undefined on i
nput line 44375.
LaTeX Warning: Reference `cell/word_reg:reg._sdffe' on page 614 undefined on in
put line 44376.
LaTeX Warning: Reference `cell/word_reg:reg._sr' on page 614 undefined on input
 line 44377.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFFE_NNN_' on page 614 un
defined on input line 44378.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFFE_NNP_' on page 614 un
defined on input line 44379.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFFE_NPN_' on page 614 un
defined on input line 44380.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFFE_NPP_' on page 614 un
defined on input line 44381.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFFE_PNN_' on page 614 un
defined on input line 44382.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFFE_PNP_' on page 614 un
defined on input line 44383.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFFE_PPN_' on page 614 un
defined on input line 44384.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFFE_PPP_' on page 614 un
defined on input line 44385.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFF_NN_' on page 614 unde
fined on input line 44386.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFF_NP_' on page 614 unde
fined on input line 44387.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFF_PN_' on page 614 unde
fined on input line 44388.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__ALDFF_PP_' on page 614 unde
fined on input line 44389.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NN0N_' on page 614 und
efined on input line 44390.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NN0P_' on page 614 und
efined on input line 44391.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NN1N_' on page 614 und
efined on input line 44392.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NN1P_' on page 614 und
efined on input line 44393.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NN_' on page 614 undef
ined on input line 44394.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NP0N_' on page 614 und
efined on input line 44395.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NP0P_' on page 614 und
efined on input line 44396.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NP1N_' on page 614 und
efined on input line 44397.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NP1P_' on page 614 und
efined on input line 44398.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_NP_' on page 614 undef
ined on input line 44399.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PN0N_' on page 614 und
efined on input line 44400.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PN0P_' on page 614 und
efined on input line 44401.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PN1N_' on page 614 und
efined on input line 44402.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PN1P_' on page 614 und
efined on input line 44403.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PN_' on page 614 undef
ined on input line 44404.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PP0N_' on page 614 und
efined on input line 44405.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PP0P_' on page 614 und
efined on input line 44406.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PP1N_' on page 614 und
efined on input line 44407.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PP1P_' on page 614 und
efined on input line 44408.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFE_PP_' on page 614 undef
ined on input line 44409.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNNN_' on page 614 u
ndefined on input line 44410.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNNP_' on page 614 u
ndefined on input line 44411.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNPN_' on page 614 u
ndefined on input line 44412.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NNPP_' on page 614 u
ndefined on input line 44413.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPNN_' on page 614 u
ndefined on input line 44414.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPNP_' on page 614 u
ndefined on input line 44415.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPPN_' on page 614 u
ndefined on input line 44416.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_NPPP_' on page 614 u
ndefined on input line 44417.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNNN_' on page 614 u
ndefined on input line 44418.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNNP_' on page 614 u
ndefined on input line 44419.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNPN_' on page 614 u
ndefined on input line 44420.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PNPP_' on page 614 u
ndefined on input line 44421.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPNN_' on page 614 u
ndefined on input line 44422.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPNP_' on page 614 u
ndefined on input line 44423.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPPN_' on page 614 u
ndefined on input line 44424.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSRE_PPPP_' on page 614 u
ndefined on input line 44425.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSR_NNN_' on page 614 und
efined on input line 44426.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSR_NNP_' on page 614 und
efined on input line 44427.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSR_NPN_' on page 614 und
efined on input line 44428.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSR_NPP_' on page 614 und
efined on input line 44429.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSR_PNN_' on page 614 und
efined on input line 44430.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSR_PNP_' on page 614 und
efined on input line 44431.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSR_PPN_' on page 614 und
efined on input line 44432.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFFSR_PPP_' on page 614 und
efined on input line 44433.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_NN0_' on page 614 undef
ined on input line 44434.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_NN1_' on page 614 undef
ined on input line 44435.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_NP0_' on page 614 undef
ined on input line 44436.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_NP1_' on page 614 undef
ined on input line 44437.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_N_' on page 614 undefin
ed on input line 44438.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_PN0_' on page 614 undef
ined on input line 44439.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_PN1_' on page 614 undef
ined on input line 44440.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_PP0_' on page 614 undef
ined on input line 44441.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_PP1_' on page 614 undef
ined on input line 44442.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__DFF_P_' on page 614 undefin
ed on input line 44443.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__FF_' on page 614 undefined 
on input line 44444.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN0N_' on page 614 u
ndefined on input line 44445.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN0P_' on page 614 u
ndefined on input line 44446.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN1N_' on page 614 u
ndefined on input line 44447.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NN1P_' on page 614 u
ndefined on input line 44448.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP0N_' on page 614 u
ndefined on input line 44449.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP0P_' on page 614 u
ndefined on input line 44450.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP1N_' on page 614 u
ndefined on input line 44451.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_NP1P_' on page 614 u
ndefined on input line 44452.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN0N_' on page 614 u
ndefined on input line 44453.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN0P_' on page 614 u
ndefined on input line 44454.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN1N_' on page 614 u
ndefined on input line 44455.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PN1P_' on page 614 u
ndefined on input line 44456.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP0N_' on page 614 u
ndefined on input line 44457.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP0P_' on page 614 u
ndefined on input line 44458.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP1N_' on page 614 u
ndefined on input line 44459.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFCE_PP1P_' on page 614 u
ndefined on input line 44460.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN0N_' on page 614 un
defined on input line 44461.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN0P_' on page 614 un
defined on input line 44462.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN1N_' on page 614 un
defined on input line 44463.
[614]
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_NN1P_' on page 615 un
defined on input line 44464.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP0N_' on page 615 un
defined on input line 44465.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP0P_' on page 615 un
defined on input line 44466.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP1N_' on page 615 un
defined on input line 44467.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_NP1P_' on page 615 un
defined on input line 44468.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN0N_' on page 615 un
defined on input line 44469.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN0P_' on page 615 un
defined on input line 44470.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN1N_' on page 615 un
defined on input line 44471.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_PN1P_' on page 615 un
defined on input line 44472.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP0N_' on page 615 un
defined on input line 44473.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP0P_' on page 615 un
defined on input line 44474.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP1N_' on page 615 un
defined on input line 44475.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFFE_PP1P_' on page 615 un
defined on input line 44476.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFF_NN0_' on page 615 unde
fined on input line 44477.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFF_NN1_' on page 615 unde
fined on input line 44478.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFF_NP0_' on page 615 unde
fined on input line 44479.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFF_NP1_' on page 615 unde
fined on input line 44480.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFF_PN0_' on page 615 unde
fined on input line 44481.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFF_PN1_' on page 615 unde
fined on input line 44482.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFF_PP0_' on page 615 unde
fined on input line 44483.
LaTeX Warning: Reference `cell/gate_reg_ff:reg_ff.__SDFF_PP1_' on page 615 unde
fined on input line 44484.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NNN_' on pag
e 615 undefined on input line 44485.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NNP_' on pag
e 615 undefined on input line 44486.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NPN_' on pag
e 615 undefined on input line 44487.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_NPP_' on pag
e 615 undefined on input line 44488.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PNN_' on pag
e 615 undefined on input line 44489.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PNP_' on pag
e 615 undefined on input line 44490.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PPN_' on pag
e 615 undefined on input line 44491.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCHSR_PPP_' on pag
e 615 undefined on input line 44492.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_NN0_' on page 
615 undefined on input line 44493.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_NN1_' on page 
615 undefined on input line 44494.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_NP0_' on page 
615 undefined on input line 44495.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_NP1_' on page 
615 undefined on input line 44496.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_N_' on page 61
5 undefined on input line 44497.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_PN0_' on page 
615 undefined on input line 44498.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_PN1_' on page 
615 undefined on input line 44499.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_PP0_' on page 
615 undefined on input line 44500.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_PP1_' on page 
615 undefined on input line 44501.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__DLATCH_P_' on page 61
5 undefined on input line 44502.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__SR_NN_' on page 615 u
ndefined on input line 44503.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__SR_NP_' on page 615 u
ndefined on input line 44504.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__SR_PN_' on page 615 u
ndefined on input line 44505.
LaTeX Warning: Reference `cell/gate_reg_latch:reg_latch.__SR_PP_' on page 615 u
ndefined on input line 44506.
LaTeX Warning: Reference `cell/word_spec:spec._specify2' on page 615 undefined 
on input line 44507.
LaTeX Warning: Reference `cell/word_spec:spec._specify3' on page 615 undefined 
on input line 44508.
LaTeX Warning: Reference `cell/word_spec:spec._specrule' on page 615 undefined 
on input line 44509.
LaTeX Warning: Reference `cell/word_unary:unary._buf' on page 615 undefined on 
input line 44510.
LaTeX Warning: Reference `cell/word_unary:unary._logic_not' on page 615 undefin
ed on input line 44511.
LaTeX Warning: Reference `cell/word_unary:unary._neg' on page 615 undefined on 
input line 44512.
LaTeX Warning: Reference `cell/word_unary:unary._not' on page 615 undefined on 
input line 44513.
LaTeX Warning: Reference `cell/word_unary:unary._pos' on page 615 undefined on 
input line 44514.
LaTeX Warning: Reference `cell/word_unary:unary._reduce_and' on page 615 undefi
ned on input line 44515.
LaTeX Warning: Reference `cell/word_unary:unary._reduce_bool' on page 615 undef
ined on input line 44516.
LaTeX Warning: Reference `cell/word_unary:unary._reduce_or' on page 615 undefin
ed on input line 44517.
LaTeX Warning: Reference `cell/word_unary:unary._reduce_xnor' on page 615 undef
ined on input line 44518.
LaTeX Warning: Reference `cell/word_unary:unary._reduce_xor' on page 615 undefi
ned on input line 44519.
LaTeX Warning: Reference `cell/word_wire:wire._concat' on page 615 undefined on
 input line 44520.
LaTeX Warning: Reference `cell/word_wire:wire._slice' on page 615 undefined on 
input line 44521.
[615]
No file yosyshqyosys.ind.
Package sphinx Warning: The package pict2e is required for rounded boxes.
(sphinx)                As it does not seem to be available on your system,
(sphinx)                options setting radii have all been ignored.
Package sphinx Warning: The package ellipse is required for elliptical corners.
(sphinx)                As it does not seem to be available on your system,
(sphinx)                all non-straight corners have used circle arcs..
Package longtable Warning: Table widths have changed. Rerun LaTeX.
(./yosyshqyosys.aux)
LaTeX Warning: There were undefined references.
LaTeX Warning: Label(s) may have changed. Rerun to get cross-references right.
Package rerunfilecheck Warning: File `yosyshqyosys.out' has changed.
(rerunfilecheck)                Rerun to get outlines right
(rerunfilecheck)                or use package `bookmark'.
 )
(see the transcript file for additional information)</usr/share/texlive/texmf-d
ist/fonts/type1/public/amsfonts/cm/cmr12.pfb></usr/share/texlive/texmf-dist/fon
ts/type1/public/amsfonts/cm/cmr6.pfb></usr/share/texlive/texmf-dist/fonts/type1
/public/amsfonts/cm/cmtt12.pfb></usr/share/texlive/texmf-dist/fonts/type1/publi
c/lm/lmb10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmbo10.pfb>
</usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmcsc10.pfb></usr/share/te
xlive/texmf-dist/fonts/type1/public/lm/lmmi10.pfb></usr/share/texlive/texmf-dis
t/fonts/type1/public/lm/lmmi5.pfb></usr/share/texlive/texmf-dist/fonts/type1/pu
blic/lm/lmr10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmr5.pfb
></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmr6.pfb></usr/share/texl
ive/texmf-dist/fonts/type1/public/lm/lmr7.pfb></usr/share/texlive/texmf-dist/fo
nts/type1/public/lm/lmr8.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/
lm/lmri10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmss10.pfb><
/usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmss12.pfb></usr/share/texl
ive/texmf-dist/fonts/type1/public/lm/lmssbo10.pfb></usr/share/texlive/texmf-dis
t/fonts/type1/public/lm/lmssbx10.pfb></usr/share/texlive/texmf-dist/fonts/type1
/public/lm/lmsy10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmsy
5.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmtk10.pfb></usr/sha
re/texlive/texmf-dist/fonts/type1/public/lm/lmtko10.pfb></usr/share/texlive/tex
mf-dist/fonts/type1/public/lm/lmtt10.pfb></usr/share/texlive/texmf-dist/fonts/t
ype1/public/lm/lmtt8.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/l
mtti10.pfb>
Output written on yosyshqyosys.pdf (619 pages, 3092779 bytes).
Transcript written on yosyshqyosys.log.
Latexmk: Missing input file 'yosyshqyosys.toc' (or dependence on it) from following:
  No file yosyshqyosys.toc.
Latexmk: Missing input file 'yosyshqyosys.ind' (or dependence on it) from following:
  No file yosyshqyosys.ind.
Latexmk: Getting log file 'yosyshqyosys.log'
Latexmk: Examining 'yosyshqyosys.fls'
Latexmk: Examining 'yosyshqyosys.log'
Latexmk: Index file 'yosyshqyosys.idx' was written
Latexmk: References changed.
Latexmk: References changed.
Latexmk: Log file says output to 'yosyshqyosys.pdf'
Have index file 'yosyshqyosys.idx', yosyshqyosys.ind yosyshqyosys
Latexmk: applying rule 'makeindex yosyshqyosys.idx'...
Rule 'makeindex yosyshqyosys.idx':  Reasons for rerun
Category 'other':
  Rerun of 'makeindex yosyshqyosys.idx' forced or previously required:
    Reason or flag: 'Initial set up of rule'
------------
Run number 1 of rule 'makeindex yosyshqyosys.idx'
------------
------------
Running 'makeindex -s python.ist  -o "yosyshqyosys.ind" "yosyshqyosys.idx"'
------------
This is makeindex, version 2.17 [TeX Live 2023] (kpathsea + Thai support).
Scanning style file ./python.ist.......done (7 attributes redefined, 0 ignored).
Scanning input file yosyshqyosys.idx...done (0 entries accepted, 0 rejected).
Nothing written in yosyshqyosys.ind.
Transcript written in yosyshqyosys.ilg.
Latexmk: applying rule 'pdflatex'...
Rule 'pdflatex':  Reasons for rerun
Changed files or newly in use/created:
  yosyshqyosys.aux
  yosyshqyosys.ind
  yosyshqyosys.out
  yosyshqyosys.toc
------------
Run number 2 of rule 'pdflatex'
------------
------------
Running 'pdflatex   -recorder  "yosyshqyosys.tex"'
------------
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./yosyshqyosys.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22> (./sphinxmanual.cls
Document Class: sphinxmanual 2019/12/01 v2.3.0 Document class (Sphinx manual)
(/usr/share/texlive/texmf-dist/tex/latex/base/report.cls
Document Class: report 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size10.clo)))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/cmap/cmap.sty)
(/usr/share/texlive/texmf-dist/tex/latex/base/fontenc.sty<<t1.cmap>>)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/amssymb.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/amsfonts.sty))
(/usr/share/texlive/texmf-dist/tex/generic/babel/babel.sty
(/usr/share/texlive/texmf-dist/tex/generic/babel/txtbabel.def)
(/usr/share/texlive/texmf-dist/tex/generic/babel-english/english.ldf))
(/usr/share/texlive/texmf-dist/tex/generic/babel/locale/en/babel-english.tex)
(/usr/share/texlive/texmf-dist/tex/latex/tex-gyre/tgtermes.sty
(/usr/share/texlive/texmf-dist/tex/latex/kvoptions/kvoptions.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/keyval.sty)
(/usr/share/texlive/texmf-dist/tex/generic/ltxcmds/ltxcmds.sty)
(/usr/share/texlive/texmf-dist/tex/latex/kvsetkeys/kvsetkeys.sty)))
(/usr/share/texlive/texmf-dist/tex/latex/tex-gyre/tgheros.sty)
(/usr/share/texlive/texmf-dist/tex/latex/fncychap/fncychap.sty) (./sphinx.sty
(/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(./sphinxoptionshyperref.sty) (./sphinxoptionsgeometry.sty)
(/usr/share/texlive/texmf-dist/tex/latex/base/textcomp.sty)
(/usr/share/texlive/texmf-dist/tex/latex/float/float.sty)
(/usr/share/texlive/texmf-dist/tex/latex/wrapfig/wrapfig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/capt-of/capt-of.sty)
(/usr/share/texlive/texmf-dist/tex/latex/tools/multicol.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)))
(./sphinxlatexgraphics.sty) (./sphinxpackageboxes.sty
Package sphinx Warning: The package pict2e is required for rounded boxes.
(sphinx)                It does not seem to be available on your system.
(sphinx)                Options for setting radii will be ignored.
Package sphinx Warning: The package ellipse is required for elliptical corners.
(sphinx)                It does not seem to be available on your system.
(sphinx)                All non-straight corners will use circle arcs..
) (./sphinxlatexadmonitions.sty
(/usr/share/texlive/texmf-dist/tex/latex/framed/framed.sty))
(./sphinxlatexliterals.sty
(/usr/share/texlive/texmf-dist/tex/latex/fancyvrb/fancyvrb.sty)
(/usr/share/texlive/texmf-dist/tex/latex/base/alltt.sty)
(/usr/share/texlive/texmf-dist/tex/latex/upquote/upquote.sty)
(/usr/share/texlive/texmf-dist/tex/latex/needspace/needspace.sty))
(./sphinxlatexshadowbox.sty) (./sphinxlatexcontainers.sty)
(./sphinxhighlight.sty) (./sphinxlatextables.sty
(/usr/share/texlive/texmf-dist/tex/latex/tabulary/tabulary.sty
(/usr/share/texlive/texmf-dist/tex/latex/tools/array.sty))
(/usr/share/texlive/texmf-dist/tex/latex/tools/longtable.sty)
(/usr/share/texlive/texmf-dist/tex/latex/varwidth/varwidth.sty)
(/usr/share/texlive/texmf-dist/tex/latex/colortbl/colortbl.sty)
(/usr/share/texlive/texmf-dist/tex/latex/booktabs/booktabs.sty))
(./sphinxlatexnumfig.sty) (./sphinxlatexlists.sty) (./sphinxpackagefootnote.sty
) (./sphinxlatexindbibtoc.sty
(/usr/share/texlive/texmf-dist/tex/latex/base/makeidx.sty))
(./sphinxlatexstylepage.sty
(/usr/share/texlive/texmf-dist/tex/latex/parskip/parskip.sty
(/usr/share/texlive/texmf-dist/tex/latex/parskip/parskip-2001-04-09.sty))
(/usr/share/texlive/texmf-dist/tex/latex/fancyhdr/fancyhdr.sty))
(./sphinxlatexstyleheadings.sty
(/usr/share/texlive/texmf-dist/tex/latex/titlesec/titlesec.sty))
(./sphinxlatexstyletext.sty) (./sphinxlatexobjects.sty))
(/usr/share/texlive/texmf-dist/tex/latex/geometry/geometry.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifvtex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty)))
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/hyperref.sty
(/usr/share/texlive/texmf-dist/tex/generic/pdftexcmds/pdftexcmds.sty
(/usr/share/texlive/texmf-dist/tex/generic/infwarerr/infwarerr.sty))
(/usr/share/texlive/texmf-dist/tex/generic/kvdefinekeys/kvdefinekeys.sty)
(/usr/share/texlive/texmf-dist/tex/generic/pdfescape/pdfescape.sty)
(/usr/share/texlive/texmf-dist/tex/latex/hycolor/hycolor.sty)
(/usr/share/texlive/texmf-dist/tex/latex/letltxmacro/letltxmacro.sty)
(/usr/share/texlive/texmf-dist/tex/latex/auxhook/auxhook.sty)
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/nameref.sty
(/usr/share/texlive/texmf-dist/tex/latex/refcount/refcount.sty)
(/usr/share/texlive/texmf-dist/tex/generic/gettitlestring/gettitlestring.sty))
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/pd1enc.def)
(/usr/share/texlive/texmf-dist/tex/generic/intcalc/intcalc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/etexcmds/etexcmds.sty)
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/puenc.def)
(/usr/share/texlive/texmf-dist/tex/latex/url/url.sty)
(/usr/share/texlive/texmf-dist/tex/generic/bitset/bitset.sty
(/usr/share/texlive/texmf-dist/tex/generic/bigintcalc/bigintcalc.sty))
(/usr/share/texlive/texmf-dist/tex/latex/base/atbegshi-ltx.sty))
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/hpdftex.def
(/usr/share/texlive/texmf-dist/tex/latex/base/atveryend-ltx.sty)
(/usr/share/texlive/texmf-dist/tex/latex/rerunfilecheck/rerunfilecheck.sty
(/usr/share/texlive/texmf-dist/tex/generic/uniquecounter/uniquecounter.sty)))
(/usr/share/texlive/texmf-dist/tex/latex/oberdiek/hypcap.sty)
(./sphinxmessages.sty) (/usr/share/texlive/texmf-dist/tex/latex/lm/lmodern.sty)
 (/usr/share/texlive/texmf-dist/tex/latex/comment/comment.sty
Excluding comment 'comment')
Writing index file yosyshqyosys.idx
(/usr/share/texlive/texmf-dist/tex/latex/lm/t1lmr.fd)
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
(./yosyshqyosys.aux)
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
*geometry* driver: auto-detecting
*geometry* detected driver: pdftex
(./yosyshqyosys.out) (./yosyshqyosys.out)
(/usr/share/texlive/texmf-dist/tex/latex/lm/t1lmss.fd)
(/usr/share/texlive/texmf-dist/tex/latex/lm/ot1lmr.fd)<<ot1.cmap>>
(/usr/share/texlive/texmf-dist/tex/latex/lm/omllmm.fd)
(/usr/share/texlive/texmf-dist/tex/latex/lm/omslmsy.fd)
(/usr/share/texlive/texmf-dist/tex/latex/lm/omxlmex.fd)
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/umsa.fd)
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/umsb.fd) [1{/var/lib/texmf/fo
nts/map/pdftex/updmap/pdftex.map}{/usr/share/texlive/texmf-dist/fonts/enc/dvips
/lm/lm-ec.enc}] [2] (./yosyshqyosys.toc [1] [2] [3] [4]
Overfull \hbox (1.7777pt too wide) detected at line 400
\T1/lmr/m/n/10 10.100 
Overfull \hbox (1.7777pt too wide) detected at line 401
\T1/lmr/m/n/10 10.101 
Overfull \hbox (1.7777pt too wide) detected at line 402
\T1/lmr/m/n/10 10.102 
Overfull \hbox (1.7777pt too wide) detected at line 403
\T1/lmr/m/n/10 10.103 
Overfull \hbox (1.7777pt too wide) detected at line 404
\T1/lmr/m/n/10 10.104 
Overfull \hbox (1.7777pt too wide) detected at line 405
\T1/lmr/m/n/10 10.105 
Overfull \hbox (1.7777pt too wide) detected at line 406
\T1/lmr/m/n/10 10.106 
Overfull \hbox (1.7777pt too wide) detected at line 407
\T1/lmr/m/n/10 10.107 
Overfull \hbox (1.7777pt too wide) detected at line 408
\T1/lmr/m/n/10 10.108 
[5]
Overfull \hbox (1.7777pt too wide) detected at line 409
\T1/lmr/m/n/10 10.109 
Overfull \hbox (1.7777pt too wide) detected at line 410
\T1/lmr/m/n/10 10.110 
Overfull \hbox (1.7777pt too wide) detected at line 411
\T1/lmr/m/n/10 10.111 
Overfull \hbox (1.7777pt too wide) detected at line 412
\T1/lmr/m/n/10 10.112 
Overfull \hbox (1.7777pt too wide) detected at line 413
\T1/lmr/m/n/10 10.113 
Overfull \hbox (1.7777pt too wide) detected at line 414
\T1/lmr/m/n/10 10.114 
Overfull \hbox (1.7777pt too wide) detected at line 415
\T1/lmr/m/n/10 10.115 
Overfull \hbox (1.7777pt too wide) detected at line 416
\T1/lmr/m/n/10 10.116 
Overfull \hbox (1.7777pt too wide) detected at line 417
\T1/lmr/m/n/10 10.117 
Overfull \hbox (1.7777pt too wide) detected at line 418
\T1/lmr/m/n/10 10.118 
Overfull \hbox (1.7777pt too wide) detected at line 419
\T1/lmr/m/n/10 10.119 
Overfull \hbox (1.7777pt too wide) detected at line 420
\T1/lmr/m/n/10 10.120 
Overfull \hbox (1.7777pt too wide) detected at line 421
\T1/lmr/m/n/10 10.121 
Overfull \hbox (1.7777pt too wide) detected at line 422
\T1/lmr/m/n/10 10.122 
Overfull \hbox (1.7777pt too wide) detected at line 423
\T1/lmr/m/n/10 10.123 
Overfull \hbox (1.7777pt too wide) detected at line 424
\T1/lmr/m/n/10 10.124 
Overfull \hbox (1.7777pt too wide) detected at line 425
\T1/lmr/m/n/10 10.125 
Overfull \hbox (1.7777pt too wide) detected at line 426
\T1/lmr/m/n/10 10.126 
Overfull \hbox (1.7777pt too wide) detected at line 427
\T1/lmr/m/n/10 10.127 
Overfull \hbox (1.7777pt too wide) detected at line 428
\T1/lmr/m/n/10 10.128 
Overfull \hbox (1.7777pt too wide) detected at line 429
\T1/lmr/m/n/10 10.129 
Overfull \hbox (1.7777pt too wide) detected at line 430
\T1/lmr/m/n/10 10.130 
Overfull \hbox (1.7777pt too wide) detected at line 431
\T1/lmr/m/n/10 10.131 
Overfull \hbox (1.7777pt too wide) detected at line 432
\T1/lmr/m/n/10 10.132 
Overfull \hbox (1.7777pt too wide) detected at line 433
\T1/lmr/m/n/10 10.133 
Overfull \hbox (1.7777pt too wide) detected at line 434
\T1/lmr/m/n/10 10.134 
Overfull \hbox (1.7777pt too wide) detected at line 435
\T1/lmr/m/n/10 10.135 
Overfull \hbox (1.7777pt too wide) detected at line 436
\T1/lmr/m/n/10 10.136 
Overfull \hbox (1.7777pt too wide) detected at line 437
\T1/lmr/m/n/10 10.137 
Overfull \hbox (1.7777pt too wide) detected at line 438
\T1/lmr/m/n/10 10.138 
Overfull \hbox (1.7777pt too wide) detected at line 439
\T1/lmr/m/n/10 10.139 
Overfull \hbox (1.7777pt too wide) detected at line 440
\T1/lmr/m/n/10 10.140 
Overfull \hbox (1.7777pt too wide) detected at line 441
\T1/lmr/m/n/10 10.141 
Overfull \hbox (1.7777pt too wide) detected at line 442
\T1/lmr/m/n/10 10.142 
Overfull \hbox (1.7777pt too wide) detected at line 443
\T1/lmr/m/n/10 10.143 
Overfull \hbox (1.7777pt too wide) detected at line 444
\T1/lmr/m/n/10 10.144 
Overfull \hbox (1.7777pt too wide) detected at line 445
\T1/lmr/m/n/10 10.145 
Overfull \hbox (1.7777pt too wide) detected at line 446
\T1/lmr/m/n/10 10.146 
Overfull \hbox (1.7777pt too wide) detected at line 447
\T1/lmr/m/n/10 10.147 
Overfull \hbox (1.7777pt too wide) detected at line 448
\T1/lmr/m/n/10 10.148 
Overfull \hbox (1.7777pt too wide) detected at line 449
\T1/lmr/m/n/10 10.149 
Overfull \hbox (1.7777pt too wide) detected at line 450
\T1/lmr/m/n/10 10.150 
Overfull \hbox (1.7777pt too wide) detected at line 451
\T1/lmr/m/n/10 10.151 
Overfull \hbox (1.7777pt too wide) detected at line 452
\T1/lmr/m/n/10 10.152 
Overfull \hbox (1.7777pt too wide) detected at line 453
\T1/lmr/m/n/10 10.153 
Overfull \hbox (1.7777pt too wide) detected at line 454
\T1/lmr/m/n/10 10.154 
Overfull \hbox (1.7777pt too wide) detected at line 455
\T1/lmr/m/n/10 10.155 
Overfull \hbox (1.7777pt too wide) detected at line 456
\T1/lmr/m/n/10 10.156 
Overfull \hbox (1.7777pt too wide) detected at line 457
\T1/lmr/m/n/10 10.157 
Overfull \hbox (1.7777pt too wide) detected at line 458
\T1/lmr/m/n/10 10.158 
Overfull \hbox (1.7777pt too wide) detected at line 459
\T1/lmr/m/n/10 10.159 
Overfull \hbox (1.7777pt too wide) detected at line 460
\T1/lmr/m/n/10 10.160 
Overfull \hbox (1.7777pt too wide) detected at line 461
\T1/lmr/m/n/10 10.161 
Overfull \hbox (1.7777pt too wide) detected at line 462
\T1/lmr/m/n/10 10.162 
[6]
Overfull \hbox (1.7777pt too wide) detected at line 463
\T1/lmr/m/n/10 10.163 
Overfull \hbox (1.7777pt too wide) detected at line 464
\T1/lmr/m/n/10 10.164 
Overfull \hbox (1.7777pt too wide) detected at line 465
\T1/lmr/m/n/10 10.165 
Overfull \hbox (1.7777pt too wide) detected at line 466
\T1/lmr/m/n/10 10.166 
Overfull \hbox (1.7777pt too wide) detected at line 467
\T1/lmr/m/n/10 10.167 
Overfull \hbox (1.7777pt too wide) detected at line 468
\T1/lmr/m/n/10 10.168 
Overfull \hbox (1.7777pt too wide) detected at line 469
\T1/lmr/m/n/10 10.169 
Overfull \hbox (1.7777pt too wide) detected at line 470
\T1/lmr/m/n/10 10.170 
Overfull \hbox (1.7777pt too wide) detected at line 471
\T1/lmr/m/n/10 10.171 
Overfull \hbox (1.7777pt too wide) detected at line 472
\T1/lmr/m/n/10 10.172 
Overfull \hbox (1.7777pt too wide) detected at line 473
\T1/lmr/m/n/10 10.173 
Overfull \hbox (1.7777pt too wide) detected at line 474
\T1/lmr/m/n/10 10.174 
Overfull \hbox (1.7777pt too wide) detected at line 475
\T1/lmr/m/n/10 10.175 
Overfull \hbox (1.7777pt too wide) detected at line 476
\T1/lmr/m/n/10 10.176 
Overfull \hbox (1.7777pt too wide) detected at line 477
\T1/lmr/m/n/10 10.177 
Overfull \hbox (1.7777pt too wide) detected at line 478
\T1/lmr/m/n/10 10.178 
Overfull \hbox (1.7777pt too wide) detected at line 479
\T1/lmr/m/n/10 10.179 
Overfull \hbox (1.7777pt too wide) detected at line 480
\T1/lmr/m/n/10 10.180 
Overfull \hbox (1.7777pt too wide) detected at line 481
\T1/lmr/m/n/10 10.181 
Overfull \hbox (1.7777pt too wide) detected at line 482
\T1/lmr/m/n/10 10.182 
Overfull \hbox (1.7777pt too wide) detected at line 483
\T1/lmr/m/n/10 10.183 
Overfull \hbox (1.7777pt too wide) detected at line 484
\T1/lmr/m/n/10 10.184 
Overfull \hbox (1.7777pt too wide) detected at line 485
\T1/lmr/m/n/10 10.185 
Overfull \hbox (1.7777pt too wide) detected at line 486
\T1/lmr/m/n/10 10.186 
Overfull \hbox (1.7777pt too wide) detected at line 487
\T1/lmr/m/n/10 10.187 
Overfull \hbox (1.7777pt too wide) detected at line 488
\T1/lmr/m/n/10 10.188 
Overfull \hbox (1.7777pt too wide) detected at line 489
\T1/lmr/m/n/10 10.189 
Overfull \hbox (1.7777pt too wide) detected at line 490
\T1/lmr/m/n/10 10.190 
Overfull \hbox (1.7777pt too wide) detected at line 491
\T1/lmr/m/n/10 10.191 
Overfull \hbox (1.7777pt too wide) detected at line 492
\T1/lmr/m/n/10 10.192 
Overfull \hbox (1.7777pt too wide) detected at line 493
\T1/lmr/m/n/10 10.193 
Overfull \hbox (1.7777pt too wide) detected at line 494
\T1/lmr/m/n/10 10.194 
Overfull \hbox (1.7777pt too wide) detected at line 495
\T1/lmr/m/n/10 10.195 
Overfull \hbox (1.7777pt too wide) detected at line 496
\T1/lmr/m/n/10 10.196 
Overfull \hbox (1.7777pt too wide) detected at line 497
\T1/lmr/m/n/10 10.197 
Overfull \hbox (1.7777pt too wide) detected at line 498
\T1/lmr/m/n/10 10.198 
Overfull \hbox (1.7777pt too wide) detected at line 499
\T1/lmr/m/n/10 10.199 
Overfull \hbox (1.7777pt too wide) detected at line 500
\T1/lmr/m/n/10 10.200 
Overfull \hbox (1.7777pt too wide) detected at line 501
\T1/lmr/m/n/10 10.201 
Overfull \hbox (1.7777pt too wide) detected at line 502
\T1/lmr/m/n/10 10.202 
Overfull \hbox (1.7777pt too wide) detected at line 503
\T1/lmr/m/n/10 10.203 
Overfull \hbox (1.7777pt too wide) detected at line 504
\T1/lmr/m/n/10 10.204 
Overfull \hbox (1.7777pt too wide) detected at line 505
\T1/lmr/m/n/10 10.205 
Overfull \hbox (1.7777pt too wide) detected at line 506
\T1/lmr/m/n/10 10.206 
Overfull \hbox (1.7777pt too wide) detected at line 507
\T1/lmr/m/n/10 10.207 
Overfull \hbox (1.7777pt too wide) detected at line 508
\T1/lmr/m/n/10 10.208 
Overfull \hbox (1.7777pt too wide) detected at line 509
\T1/lmr/m/n/10 10.209 
Overfull \hbox (1.7777pt too wide) detected at line 510
\T1/lmr/m/n/10 10.210 
Overfull \hbox (1.7777pt too wide) detected at line 511
\T1/lmr/m/n/10 10.211 
Overfull \hbox (1.7777pt too wide) detected at line 512
\T1/lmr/m/n/10 10.212 
Overfull \hbox (1.7777pt too wide) detected at line 513
\T1/lmr/m/n/10 10.213 
Overfull \hbox (1.7777pt too wide) detected at line 514
\T1/lmr/m/n/10 10.214 
Overfull \hbox (1.7777pt too wide) detected at line 515
\T1/lmr/m/n/10 10.215 
Overfull \hbox (1.7777pt too wide) detected at line 516
\T1/lmr/m/n/10 10.216 
[7]
Overfull \hbox (1.7777pt too wide) detected at line 517
\T1/lmr/m/n/10 10.217 
Overfull \hbox (1.7777pt too wide) detected at line 518
\T1/lmr/m/n/10 10.218 
Overfull \hbox (1.7777pt too wide) detected at line 519
\T1/lmr/m/n/10 10.219 
Overfull \hbox (1.7777pt too wide) detected at line 520
\T1/lmr/m/n/10 10.220 
Overfull \hbox (1.7777pt too wide) detected at line 521
\T1/lmr/m/n/10 10.221 
Overfull \hbox (1.7777pt too wide) detected at line 522
\T1/lmr/m/n/10 10.222 
Overfull \hbox (1.7777pt too wide) detected at line 523
\T1/lmr/m/n/10 10.223 
Overfull \hbox (1.7777pt too wide) detected at line 524
\T1/lmr/m/n/10 10.224 
Overfull \hbox (1.7777pt too wide) detected at line 525
\T1/lmr/m/n/10 10.225 
Overfull \hbox (1.7777pt too wide) detected at line 526
\T1/lmr/m/n/10 10.226 
Overfull \hbox (1.7777pt too wide) detected at line 527
\T1/lmr/m/n/10 10.227 
Overfull \hbox (1.7777pt too wide) detected at line 528
\T1/lmr/m/n/10 10.228 
Overfull \hbox (1.7777pt too wide) detected at line 529
\T1/lmr/m/n/10 10.229 
Overfull \hbox (1.7777pt too wide) detected at line 530
\T1/lmr/m/n/10 10.230 
Overfull \hbox (1.7777pt too wide) detected at line 531
\T1/lmr/m/n/10 10.231 
Overfull \hbox (1.7777pt too wide) detected at line 532
\T1/lmr/m/n/10 10.232 
Overfull \hbox (1.7777pt too wide) detected at line 533
\T1/lmr/m/n/10 10.233 
Overfull \hbox (1.7777pt too wide) detected at line 534
\T1/lmr/m/n/10 10.234 
Overfull \hbox (1.7777pt too wide) detected at line 535
\T1/lmr/m/n/10 10.235 
Overfull \hbox (1.7777pt too wide) detected at line 536
\T1/lmr/m/n/10 10.236 
Overfull \hbox (1.7777pt too wide) detected at line 537
\T1/lmr/m/n/10 10.237 
Overfull \hbox (1.7777pt too wide) detected at line 538
\T1/lmr/m/n/10 10.238 
Overfull \hbox (1.7777pt too wide) detected at line 539
\T1/lmr/m/n/10 10.239 
Overfull \hbox (1.7777pt too wide) detected at line 540
\T1/lmr/m/n/10 10.240 
Overfull \hbox (1.7777pt too wide) detected at line 541
\T1/lmr/m/n/10 10.241 
Overfull \hbox (1.7777pt too wide) detected at line 542
\T1/lmr/m/n/10 10.242 
Overfull \hbox (1.7777pt too wide) detected at line 543
\T1/lmr/m/n/10 10.243 
Overfull \hbox (1.7777pt too wide) detected at line 544
\T1/lmr/m/n/10 10.244 
Overfull \hbox (1.7777pt too wide) detected at line 545
\T1/lmr/m/n/10 10.245 
Overfull \hbox (1.7777pt too wide) detected at line 546
\T1/lmr/m/n/10 10.246 
Overfull \hbox (1.7777pt too wide) detected at line 547
\T1/lmr/m/n/10 10.247 
Overfull \hbox (1.7777pt too wide) detected at line 548
\T1/lmr/m/n/10 10.248 
Overfull \hbox (1.7777pt too wide) detected at line 549
\T1/lmr/m/n/10 10.249 
Overfull \hbox (1.7777pt too wide) detected at line 550
\T1/lmr/m/n/10 10.250 
Overfull \hbox (1.7777pt too wide) detected at line 551
\T1/lmr/m/n/10 10.251 
Overfull \hbox (1.7777pt too wide) detected at line 552
\T1/lmr/m/n/10 10.252 
Overfull \hbox (1.7777pt too wide) detected at line 553
\T1/lmr/m/n/10 10.253 
Overfull \hbox (1.7777pt too wide) detected at line 554
\T1/lmr/m/n/10 10.254 
Overfull \hbox (1.7777pt too wide) detected at line 555
\T1/lmr/m/n/10 10.255 
Overfull \hbox (1.7777pt too wide) detected at line 556
\T1/lmr/m/n/10 10.256 
Overfull \hbox (1.7777pt too wide) detected at line 557
\T1/lmr/m/n/10 10.257 
Overfull \hbox (1.7777pt too wide) detected at line 558
\T1/lmr/m/n/10 10.258 
Overfull \hbox (1.7777pt too wide) detected at line 559
\T1/lmr/m/n/10 10.259 
Overfull \hbox (1.7777pt too wide) detected at line 560
\T1/lmr/m/n/10 10.260 
Overfull \hbox (1.7777pt too wide) detected at line 561
\T1/lmr/m/n/10 10.261 
Overfull \hbox (1.7777pt too wide) detected at line 562
\T1/lmr/m/n/10 10.262 
Overfull \hbox (1.7777pt too wide) detected at line 563
\T1/lmr/m/n/10 10.263 
Overfull \hbox (1.7777pt too wide) detected at line 564
\T1/lmr/m/n/10 10.264 
Overfull \hbox (1.7777pt too wide) detected at line 565
\T1/lmr/m/n/10 10.265 
Overfull \hbox (1.7777pt too wide) detected at line 566
\T1/lmr/m/n/10 10.266 
Overfull \hbox (1.7777pt too wide) detected at line 567
\T1/lmr/m/n/10 10.267 
Overfull \hbox (1.7777pt too wide) detected at line 568
\T1/lmr/m/n/10 10.268 
Overfull \hbox (1.7777pt too wide) detected at line 569
\T1/lmr/m/n/10 10.269 
Overfull \hbox (1.7777pt too wide) detected at line 570
\T1/lmr/m/n/10 10.270 
[8]
Overfull \hbox (1.7777pt too wide) detected at line 571
\T1/lmr/m/n/10 10.271 
Overfull \hbox (1.7777pt too wide) detected at line 572
\T1/lmr/m/n/10 10.272 
Overfull \hbox (1.7777pt too wide) detected at line 573
\T1/lmr/m/n/10 10.273 
Overfull \hbox (1.7777pt too wide) detected at line 574
\T1/lmr/m/n/10 10.274 
Overfull \hbox (1.7777pt too wide) detected at line 575
\T1/lmr/m/n/10 10.275 
Overfull \hbox (1.7777pt too wide) detected at line 576
\T1/lmr/m/n/10 10.276 
Overfull \hbox (1.7777pt too wide) detected at line 577
\T1/lmr/m/n/10 10.277 
Overfull \hbox (1.7777pt too wide) detected at line 578
\T1/lmr/m/n/10 10.278 
Overfull \hbox (1.7777pt too wide) detected at line 579
\T1/lmr/m/n/10 10.279 
Overfull \hbox (1.7777pt too wide) detected at line 580
\T1/lmr/m/n/10 10.280 
Overfull \hbox (1.7777pt too wide) detected at line 581
\T1/lmr/m/n/10 10.281 
) [9] [10] (/usr/share/texlive/texmf-dist/tex/latex/lm/ts1lmr.fd)
Underfull \hbox (badness 10000) in paragraph at lines 131--133
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 139--141
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
(/usr/share/texlive/texmf-dist/tex/latex/lm/t1lmtt.fd)
Underfull \hbox (badness 10000) in paragraph at lines 147--149
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 155--157
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 170--172
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
[1{/usr/share/texlive/texmf-dist/fonts/enc/dvips/lm/lm-ts1.enc}]
Underfull \hbox (badness 10000) in paragraph at lines 178--180
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 186--188
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 194--196
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 202--204
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 210--212
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 218--220
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 226--228
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 234--236
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 242--244
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
[2]
Underfull \hbox (badness 10000) in paragraph at lines 265--267
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 273--275
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 281--283
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 289--291
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 289--291
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/index.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 297--299
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 297--299
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/index.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 305--307
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 305--307
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 313--315
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 313--315
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 321--323
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 321--323
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
[3]
Underfull \hbox (badness 10000) in paragraph at lines 329--331
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 329--331
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 337--339
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 337--339
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 345--347
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 345--347
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 353--355
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 353--355
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 361--363
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 361--363
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 369--371
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 369--371
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 377--379
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 377--379
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
[4]
Underfull \hbox (badness 10000) in paragraph at lines 385--387
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 385--387
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/load_design.rst,
Underfull \hbox (badness 10000) in paragraph at lines 394--396
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 394--396
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/load_design.rst,
Underfull \hbox (badness 10000) in paragraph at lines 402--404
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 402--404
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 410--412
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 410--412
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 418--420
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 418--420
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 426--428
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 426--428
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 434--436
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 434--436
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 442--444
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 442--444
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/selections.rst, line
[5]
Underfull \hbox (badness 10000) in paragraph at lines 450--452
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 450--452
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/selections.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 458--460
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 458--460
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/selections.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 466--468
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 474--476
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 483--485
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 491--493
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 499--501
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 507--509
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
[6]
Underfull \hbox (badness 10000) in paragraph at lines 515--517
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 523--525
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 531--533
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 539--541
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 547--549
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 555--557
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 563--565
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 571--573
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 571--573
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/synthesis/techmap_synth.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 579--581
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 579--581
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/synthesis/techmap_synth.rst, line
[7]
Underfull \hbox (badness 10000) in paragraph at lines 587--589
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 587--589
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 595--597
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 595--597
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 603--605
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 603--605
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 611--613
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 611--613
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 619--621
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 619--621
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 627--629
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 627--629
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 635--637
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 635--637
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
[8]
Underfull \hbox (badness 10000) in paragraph at lines 643--645
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 643--645
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 651--653
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 651--653
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 659--661
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 659--661
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/test_suites.rst,
Underfull \hbox (badness 10000) in paragraph at lines 667--669
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 667--669
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/flow/control_and_data.rst,
Underfull \hbox (badness 10000) in paragraph at lines 675--677
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 687--689
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 687--689
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/flow/verilog_frontend.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 699--701
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 699--701
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/flow/verilog_frontend.rst, line
[9]
Underfull \hbox (badness 10000) in paragraph at lines 707--709
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 715--717
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 723--725
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
[10]
Chapter 1.
[11 <./logo.png>] [12] [13] [14 <./levels_of_abstraction.pdf>] [15] [16]
Chapter 2.
[17] [18] [19] [20] [21] (/usr/share/texlive/texmf-dist/tex/latex/lm/ts1lmtt.fd
) [22] [23]
pdfTeX warning: pdflatex (file ./addr_gen_hier.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[24 <./addr_gen_hier.pdf>]
pdfTeX warning: pdflatex (file ./addr_gen_proc.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./addr_gen_clean.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
[25 <./addr_gen_proc.pdf> <./addr_gen_clean.pdf
pdfTeX warning: pdflatex (file ./addr_gen_clean.pdf): PDF inclusion: multiple p
dfs with page group included in a single page
>] [26]
pdfTeX warning: pdflatex (file ./rdata_proc.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[27{/usr/share/texlive/texmf-dist/fonts/enc/dvips/lm/lm-mathit.enc}{/usr/share/
texlive/texmf-dist/fonts/enc/dvips/lm/lm-mathsy.enc}]
pdfTeX warning: pdflatex (file ./rdata_flat.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[28 <./rdata_proc.pdf>] [29 <./rdata_flat.pdf>]
pdfTeX warning: pdflatex (file ./rdata_adffe.pdf): PDF inclusion: found PDF ver
sion <1.7>, but at most version <1.5> allowed
[30 <./rdata_adffe.pdf>] [31]
pdfTeX warning: pdflatex (file ./rdata_wreduce.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./rdata_memrdv2.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[32 <./rdata_wreduce.pdf>] [33 <./rdata_memrdv2.pdf>]
pdfTeX warning: pdflatex (file ./rdata_alumacc.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[34]
pdfTeX warning: pdflatex (file ./rdata_coarse.pdf): PDF inclusion: found PDF ve
rsion <1.7>, but at most version <1.5> allowed
[35 <./rdata_alumacc.pdf>] [36 <./rdata_coarse.pdf>]
pdfTeX warning: pdflatex (file ./rdata_map_ram.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[37 <./rdata_map_ram.pdf>] [38]
pdfTeX warning: pdflatex (file ./rdata_map_ffram.pdf): PDF inclusion: found PDF
 version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./rdata_map_gates.pdf): PDF inclusion: found PDF
 version <1.7>, but at most version <1.5> allowed
[39] [40 <./rdata_map_ffram.pdf>] [41 <./rdata_map_gates.pdf>]
pdfTeX warning: pdflatex (file ./rdata_map_ffs.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./rdata_map_luts.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
[42] [43 <./rdata_map_ffs.pdf>] [44 <./rdata_map_luts.pdf>]
pdfTeX warning: pdflatex (file ./rdata_map_cells.pdf): PDF inclusion: found PDF
 version <1.7>, but at most version <1.5> allowed
LaTeX Font Warning: Font shape `T1/lmr/b/it' in size <10> not available
(Font)              Font shape `T1/lmr/b/sl' tried instead on input line 2643.
LaTeX Font Warning: Font shape `T1/lmtt/b/it' in size <10> not available
(Font)              Font shape `T1/lmtt/b/sl' tried instead on input line 2643.
[45 <./rdata_map_cells.pdf>] [46] [47{/usr/share/texlive/texmf-dist/fonts/enc/d
vips/lm/lm-rm.enc}]
Overfull \vbox (1.28717pt too high) detected at line 2917
[48] [49]
pdfTeX warning: pdflatex (file ./addr_gen_show.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[50]
pdfTeX warning: pdflatex (file ./new_cells_show.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
[51 <./addr_gen_show.pdf>] [52 <./new_cells_show.pdf>] [53] [54]
Chapter 3.
[55] [56]
pdfTeX warning: pdflatex (file ./proc_01.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./proc_02.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
[57] [58 <./proc_01.pdf> <./proc_02.pdf
pdfTeX warning: pdflatex (file ./proc_02.pdf): PDF inclusion: multiple pdfs wit
h page group included in a single page
>]
pdfTeX warning: pdflatex (file ./proc_03.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
Underfull \vbox (badness 2173) detected at line 3469
[59 <./proc_03.pdf>] [60] [61] [62]
pdfTeX warning: pdflatex (file ./memory_01.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[63 <./memory_01.pdf>]
pdfTeX warning: pdflatex (file ./memory_02.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[64 <./memory_02.pdf>] [65] [66] [67] [68] [69] [70] [71] [72] [73] [74]
[75] [76] [77] [78]
pdfTeX warning: pdflatex (file ./opt_expr.pdf): PDF inclusion: found PDF versio
n <1.7>, but at most version <1.5> allowed
[79] [80 <./opt_expr.pdf>]
pdfTeX warning: pdflatex (file ./opt_merge.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[81 <./opt_merge.pdf>]
pdfTeX warning: pdflatex (file ./opt_muxtree.pdf): PDF inclusion: found PDF ver
sion <1.7>, but at most version <1.5> allowed
[82 <./opt_muxtree.pdf>]
pdfTeX warning: pdflatex (file ./opt_share.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[83 <./opt_share.pdf>] [84] [85]
pdfTeX warning: pdflatex (file ./macc_simple_test_00a.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_00b.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
[86] [87 <./macc_simple_test_00a.pdf> <./macc_simple_test_00b.pdf
pdfTeX warning: pdflatex (file ./macc_simple_test_00b.pdf): PDF inclusion: mult
iple pdfs with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./macc_simple_test_01a.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_01b.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_02a.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_02b.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
[88 <./macc_simple_test_01a.pdf>] [89 <./macc_simple_test_01b.pdf> <./macc_simp
le_test_02a.pdf
pdfTeX warning: pdflatex (file ./macc_simple_test_02a.pdf): PDF inclusion: mult
iple pdfs with page group included in a single page
> <./macc_simple_test_02b.pdf
pdfTeX warning: pdflatex (file ./macc_simple_test_02b.pdf): PDF inclusion: mult
iple pdfs with page group included in a single page
>] [90]
Underfull \vbox (badness 5985) detected at line 5687
[91]
Underfull \vbox (badness 5985) detected at line 5736
[92]
Underfull \hbox (badness 10000) in paragraph at lines 5763--5763
[]\T1/lmr/m/n/10 Listing 3.27: |[]\T1/lmtt/m/n/10 $__mul_wrapper \T1/lmr/m/n/10
 mod-ule in
[93]
Underfull \hbox (badness 10000) in paragraph at lines 5800--5800
[]\T1/lmr/m/n/10 Listing 3.28: |[]\T1/lmtt/m/n/10 $__add_wrapper \T1/lmr/m/n/10
 mod-ule in
[94]
pdfTeX warning: pdflatex (file ./macc_xilinx_test1a.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test1b.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2a.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2b.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test1c.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
[95 <./macc_xilinx_test1a.pdf>] [96 <./macc_xilinx_test1b.pdf> <./macc_xilinx_t
est2a.pdf
pdfTeX warning: pdflatex (file ./macc_xilinx_test2a.pdf): PDF inclusion: multip
le pdfs with page group included in a single page
>] [97 <./macc_xilinx_test2b.pdf> <./macc_xilinx_test1c.pdf
pdfTeX warning: pdflatex (file ./macc_xilinx_test1c.pdf): PDF inclusion: multip
le pdfs with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./macc_xilinx_test2c.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
[98 <./macc_xilinx_test2c.pdf>]
pdfTeX warning: pdflatex (file ./macc_xilinx_test1d.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2d.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2e.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
[99 <./macc_xilinx_test1d.pdf> <./macc_xilinx_test2d.pdf
pdfTeX warning: pdflatex (file ./macc_xilinx_test2d.pdf): PDF inclusion: multip
le pdfs with page group included in a single page
>] [100 <./macc_xilinx_test2e.pdf>] [101] [102] [103]
pdfTeX warning: pdflatex (file ./counter_00.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./counter_01.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[104 <./counter_00.pdf>]
pdfTeX warning: pdflatex (file ./counter_02.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[105 <./counter_01.pdf> <./counter_02.pdf
pdfTeX warning: pdflatex (file ./counter_02.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>] [106]
pdfTeX warning: pdflatex (file ./counter_03.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[107 <./counter_03.pdf>] [108] [109] [110]
pdfTeX warning: pdflatex (file ./sumprod_00.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[111] [112 <./sumprod_00.pdf>]
pdfTeX warning: pdflatex (file ./sumprod_01.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./sumprod_02.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./sumprod_03.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./sumprod_04.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./sumprod_05.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[113 <./sumprod_01.pdf> <./sumprod_02.pdf
pdfTeX warning: pdflatex (file ./sumprod_02.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>] [114 <./sumprod_03.pdf> <./sumprod_04.pdf
pdfTeX warning: pdflatex (file ./sumprod_04.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>]
Underfull \vbox (badness 10000) detected at line 6935
Overfull \vbox (2.97012pt too high) detected at line 6935
[115 <./sumprod_05.pdf>] [116]
pdfTeX warning: pdflatex (file ./memdemo_00.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./memdemo_01.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./memdemo_02.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[117 <./memdemo_00.pdf> <./memdemo_01.pdf
pdfTeX warning: pdflatex (file ./memdemo_01.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./memdemo_03.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./memdemo_05.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./memdemo_04.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[118 <./memdemo_02.pdf>] [119 <./memdemo_03.pdf> <./memdemo_05.pdf
pdfTeX warning: pdflatex (file ./memdemo_05.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>] [120 <./memdemo_04.pdf>]
pdfTeX warning: pdflatex (file ./select.pdf): PDF inclusion: found PDF version 
<1.7>, but at most version <1.5> allowed
[121 <./select.pdf>]
pdfTeX warning: pdflatex (file ./example_first.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[122]
pdfTeX warning: pdflatex (file ./example_second.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./example_third.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[123 <./example_first.pdf>] [124 <./example_second.pdf> <./example_third.pdf
pdfTeX warning: pdflatex (file ./example_third.pdf): PDF inclusion: multiple pd
fs with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./splice.pdf): PDF inclusion: found PDF version 
<1.7>, but at most version <1.5> allowed
[125 <./splice.pdf>]
pdfTeX warning: pdflatex (file ./cmos_00.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./cmos_01.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
[126] [127 <./cmos_00.pdf>] [128 <./cmos_01.pdf>] [129] [130]
pdfTeX warning: pdflatex (file ./scrambler_p01.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./scrambler_p02.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[131 <./scrambler_p01.pdf> <./scrambler_p02.pdf
pdfTeX warning: pdflatex (file ./scrambler_p02.pdf): PDF inclusion: multiple pd
fs with page group included in a single page
>] [132]
pdfTeX warning: pdflatex (file ./submod_02.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./submod_03.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./submod_01.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[133] [134 <./submod_02.pdf> <./submod_03.pdf
pdfTeX warning: pdflatex (file ./submod_03.pdf): PDF inclusion: multiple pdfs w
ith page group included in a single page
>] [135 <./submod_01.pdf>] [136]
Underfull \vbox (badness 1571) detected at line 8092
[137] [138] [139] [140] [141] [142] [143] [144]
Chapter 4.
[145] [146] [147 <./overview_flow.pdf> <./approach_flow.pdf>] [148 <./verilog_f
low.pdf>]
Underfull \hbox (badness 7777) in paragraph at lines 8857--8861
[]|\T1/lmr/m/n/10 Con-struct an iden-ti-fier in the form <pre-
Underfull \hbox (badness 10000) in paragraph at lines 8883--8885
[]|\T1/lmr/m/n/10 AST_BIT_NOT, AST_BIT_AND,
Underfull \hbox (badness 10000) in paragraph at lines 8883--8885
\T1/lmr/m/n/10 AST_BIT_OR, AST_BIT_XOR,
Underfull \hbox (badness 10000) in paragraph at lines 8890--8892
[]|\T1/lmr/m/n/10 AST_REDUCE_AND, AST_REDUCE_OR,
Underfull \hbox (badness 10000) in paragraph at lines 8905--8907
[]|\T1/lmr/m/n/10 AST_SHIFT_LEFT, AST_SHIFT_RIGHT,
Underfull \hbox (badness 10000) in paragraph at lines 8912--8914
[]|\T1/lmr/m/n/10 AST_LT, AST_LE, AST_EQ, AST_NE,
Underfull \hbox (badness 10000) in paragraph at lines 8933--8935
[]|\T1/lmr/m/n/10 AST_LOGIC_AND, AST_LOGIC_OR,
Underfull \hbox (badness 10000) in paragraph at lines 9013--9015
[]|\T1/lmr/m/n/10 AST_GENVAR, AST_GENBLOCK,
Underfull \hbox (badness 10000) in paragraph at lines 9021--9023
[]|\T1/lmr/m/n/10 AST_POSEDGE, AST_NEGEDGE,
[149] [150] [151] [152] [153] [154] [155] [156] [157] [158] [159 <./overview_rt
lil.pdf>] [160] [161] [162] [163] [164] [165 <./simplified_rtlil.pdf>] [166]
[167]
pdfTeX warning: pdflatex (file ./test1.pdf): PDF inclusion: found PDF version <
1.7>, but at most version <1.5> allowed
[168 <./test1.pdf>] [169] [170]
Underfull \vbox (badness 10000) detected at line 10858
Overfull \vbox (0.56999pt too high) detected at line 10858
[171]
Underfull \vbox (badness 10000) detected at line 10881
Overfull \vbox (1.76994pt too high) detected at line 10881
[172] [173] [174] [175] [176] [177] [178] [179]
pdfTeX warning: pdflatex (file ./red_or3x1.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[180 <./red_or3x1.pdf>]
pdfTeX warning: pdflatex (file ./sym_mul.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
[181 <./sym_mul.pdf>]
pdfTeX warning: pdflatex (file ./mymul.pdf): PDF inclusion: found PDF version <
1.7>, but at most version <1.5> allowed
[182]
Underfull \vbox (badness 10000) detected at line 11848
[183 <./mymul.pdf>]
pdfTeX warning: pdflatex (file ./mulshift.pdf): PDF inclusion: found PDF versio
n <1.7>, but at most version <1.5> allowed
[184 <./mulshift.pdf>]
Underfull \hbox (badness 5490) in paragraph at lines 11951--11954
[]\T1/lmr/m/n/10 Each bit of the port cor-re-lates to an \T1/lmtt/m/n/10 _TECHM
AP_BITS_CONNMAP_ \T1/lmr/m/n/10 bits wide num-ber in
Underfull \hbox (badness 10000) in paragraph at lines 11956--11959
[]\T1/lmr/m/n/10 Each unique sig-nal bit is as-signed its own num-ber. Iden-ti-
cal fields in the
pdfTeX warning: pdflatex (file ./addshift.pdf): PDF inclusion: found PDF versio
n <1.7>, but at most version <1.5> allowed
[185] [186 <./addshift.pdf>] [187] [188]
Chapter 5.
[189 <./basics_abstractions.pdf>] [190] [191] [192] [193] [194] [195] [196]
[197 <./basics_flow.pdf>] [198] [199 <./basics_parsetree.pdf> <./basics_ast.pdf
>] [200] [201] [202]
Chapter 6.
[203] [204] [205] [206] [207] [208]
Chapter 7.
[209] [210]
Chapter 8.
Overfull \vbox (1.34746pt too high) detected at line 13560
[211] [212]
Underfull \vbox (badness 10000) detected at line 13777
Overfull \vbox (0.56999pt too high) detected at line 13777
[213]
Underfull \vbox (badness 10000) detected at line 13777
Overfull \vbox (0.56999pt too high) detected at line 13777
[214]
Underfull \vbox (badness 10000) detected at line 13777
Overfull \vbox (0.56999pt too high) detected at line 13777
[215] [216]
Chapter 9.
[217] [218] [219] [220] [221] [222] [223] [224] [225] [226] [227] [228]
Overfull \vbox (2.36986pt too high) detected at line 15388
[229] [230] [231]
Overfull \vbox (2.36986pt too high) detected at line 15651
[232] [233] [234] [235]
Overfull \vbox (2.36986pt too high) detected at line 16003
[236] [237] [238] [239]
Overfull \vbox (2.36986pt too high) detected at line 16344
[240] [241] [242] [243] [244] [245] [246] [247] [248] [249] [250] [251]
[252] [253] [254] [255] [256] [257] [258] [259] [260] [261]
Underfull \vbox (badness 10000) detected at line 18226
Overfull \vbox (0.56999pt too high) detected at line 18226
[262] [263]
Underfull \vbox (badness 10000) detected at line 18363
Overfull \vbox (0.56999pt too high) detected at line 18363
[264] [265] [266] [267] [268] [269]
Underfull \vbox (badness 10000) detected at line 18763
Overfull \vbox (0.56999pt too high) detected at line 18763
[270] [271] [272] [273]
Overfull \vbox (2.36986pt too high) detected at line 19189
[274]
Underfull \vbox (badness 10000) detected at line 19189
Overfull \vbox (0.56999pt too high) detected at line 19189
[275]
Underfull \vbox (badness 10000) detected at line 19189
Overfull \vbox (0.56999pt too high) detected at line 19189
[276] [277] [278] [279] [280]
Underfull \vbox (badness 10000) detected at line 19555
Overfull \vbox (0.56999pt too high) detected at line 19555
[281]
Underfull \vbox (badness 10000) detected at line 19555
Overfull \vbox (0.56999pt too high) detected at line 19555
[282] [283] [284] [285] [286] [287] [288] [289] [290] [291] [292] [293]
[294] [295] [296] [297] [298] [299] [300] [301] [302] [303] [304] [305]
[306] [307] [308] [309] [310] [311] [312] [313] [314] [315] [316] [317]
[318] [319] [320] [321] [322] [323] [324] [325] [326] [327] [328] [329]
[330] [331] [332] [333] [334] [335] [336] [337] [338] [339] [340] [341]
[342] [343] [344] [345] [346] [347] [348] [349] [350] [351] [352] [353]
[354] [355] [356] [357] [358] [359] [360] [361] [362] [363] [364] [365]
[366] [367] [368] [369] [370] [371] [372] [373] [374]
Chapter 10.
[375] [376] [377]
Underfull \vbox (badness 10000) detected at line 29689
Overfull \vbox (0.56999pt too high) detected at line 29689
[378]
Underfull \vbox (badness 10000) detected at line 29689
Overfull \vbox (0.56999pt too high) detected at line 29689
[379] [380] [381]
Underfull \vbox (badness 10000) detected at line 29846
Overfull \vbox (0.56999pt too high) detected at line 29846
[382] [383] [384]
Overfull \vbox (2.84741pt too high) detected at line 30048
[385]
Underfull \vbox (badness 10000) detected at line 30048
Overfull \vbox (0.56999pt too high) detected at line 30048
[386] [387]
Overfull \vbox (2.84741pt too high) detected at line 30149
[388] [389] [390] [391] [392] [393] [394]
Overfull \vbox (2.84741pt too high) detected at line 30674
[395] [396] [397] [398] [399] [400] [401] [402]
Overfull \vbox (2.84741pt too high) detected at line 31188
[403] [404] [405] [406] [407]
Overfull \vbox (2.84741pt too high) detected at line 31571
[408]
Overfull \vbox (2.84741pt too high) detected at line 31652
[409]
Overfull \vbox (2.84741pt too high) detected at line 31694
[410] [411] [412] [413] [414] [415] [416] [417] [418] [419] [420]
Underfull \vbox (badness 10000) detected at line 32478
Overfull \vbox (0.56999pt too high) detected at line 32478
[421] [422] [423] [424] [425] [426] [427] [428] [429] [430] [431] [432]
[433]
Underfull \vbox (badness 10000) detected at line 33352
Overfull \vbox (0.56999pt too high) detected at line 33352
[434] [435]
Underfull \vbox (badness 10000) detected at line 33496
Overfull \vbox (0.56999pt too high) detected at line 33496
[436] [437] [438] [439] [440] [441] [442] [443] [444] [445] [446]
Underfull \vbox (badness 10000) detected at line 34283
Overfull \vbox (0.56999pt too high) detected at line 34283
[447] [448] [449] [450] [451] [452] [453] [454] [455] [456] [457] [458]
[459] [460] [461] [462] [463] [464] [465] [466] [467] [468] [469] [470]
[471] [472] [473]
Overfull \vbox (2.84741pt too high) detected at line 36202
[474] [475] [476] [477]
Underfull \vbox (badness 10000) detected at line 36515
Overfull \vbox (0.56999pt too high) detected at line 36515
[478]
Underfull \vbox (badness 10000) detected at line 36515
Overfull \vbox (0.56999pt too high) detected at line 36515
[479] [480] [481] [482]
Underfull \vbox (badness 10000) detected at line 36843
Overfull \vbox (0.56999pt too high) detected at line 36843
[483]
Underfull \vbox (badness 10000) detected at line 36843
Overfull \vbox (0.56999pt too high) detected at line 36843
[484] [485] [486] [487]
Overfull \vbox (2.84741pt too high) detected at line 37248
[488]
Underfull \vbox (badness 10000) detected at line 37248
Overfull \vbox (0.56999pt too high) detected at line 37248
[489]
Underfull \vbox (badness 10000) detected at line 37248
Overfull \vbox (0.56999pt too high) detected at line 37248
[490]
Underfull \vbox (badness 10000) detected at line 37248
Overfull \vbox (0.56999pt too high) detected at line 37248
[491] [492] [493] [494]
Overfull \vbox (2.84741pt too high) detected at line 37537
[495]
Underfull \vbox (badness 10000) detected at line 37537
Overfull \vbox (0.56999pt too high) detected at line 37537
[496]
Overfull \vbox (2.84741pt too high) detected at line 37606
[497]
Overfull \vbox (2.84741pt too high) detected at line 37734
[498]
Underfull \vbox (badness 10000) detected at line 37734
Overfull \vbox (0.56999pt too high) detected at line 37734
[499] [500] [501] [502] [503] [504]
Underfull \vbox (badness 10000) detected at line 38123
Overfull \vbox (0.56999pt too high) detected at line 38123
[505]
Overfull \vbox (2.84741pt too high) detected at line 38207
[506]
Overfull \vbox (2.84741pt too high) detected at line 38315
[507]
Underfull \vbox (badness 10000) detected at line 38315
Overfull \vbox (0.56999pt too high) detected at line 38315
[508]
Overfull \vbox (2.84741pt too high) detected at line 38414
[509]
Underfull \vbox (badness 10000) detected at line 38414
Overfull \vbox (0.56999pt too high) detected at line 38414
[510]
Overfull \vbox (2.84741pt too high) detected at line 38493
[511]
Overfull \vbox (2.84741pt too high) detected at line 38670
[512]
Underfull \vbox (badness 10000) detected at line 38670
Overfull \vbox (0.56999pt too high) detected at line 38670
[513]
Underfull \vbox (badness 10000) detected at line 38670
Overfull \vbox (0.56999pt too high) detected at line 38670
[514]
Underfull \vbox (badness 10000) detected at line 38670
Overfull \vbox (0.56999pt too high) detected at line 38670
[515]
Overfull \vbox (2.84741pt too high) detected at line 38777
[516] [517] [518]
Underfull \vbox (badness 10000) detected at line 38954
Overfull \vbox (0.56999pt too high) detected at line 38954
[519]
Underfull \vbox (badness 10000) detected at line 38954
Overfull \vbox (0.56999pt too high) detected at line 38954
[520]
Overfull \vbox (2.84741pt too high) detected at line 39115
[521]
Underfull \vbox (badness 10000) detected at line 39115
Overfull \vbox (0.56999pt too high) detected at line 39115
[522]
Underfull \vbox (badness 10000) detected at line 39115
Overfull \vbox (0.56999pt too high) detected at line 39115
[523]
Overfull \vbox (2.84741pt too high) detected at line 39247
[524]
Underfull \vbox (badness 10000) detected at line 39247
Overfull \vbox (0.56999pt too high) detected at line 39247
[525]
Overfull \vbox (2.84741pt too high) detected at line 39346
[526]
Underfull \vbox (badness 10000) detected at line 39346
Overfull \vbox (0.56999pt too high) detected at line 39346
[527]
Overfull \vbox (2.84741pt too high) detected at line 39541
[528]
Underfull \vbox (badness 10000) detected at line 39541
Overfull \vbox (0.56999pt too high) detected at line 39541
[529]
Underfull \vbox (badness 10000) detected at line 39541
Overfull \vbox (0.56999pt too high) detected at line 39541
[530] [531] [532]
Underfull \vbox (badness 10000) detected at line 39661
Overfull \vbox (0.56999pt too high) detected at line 39661
[533] [534]
Underfull \vbox (badness 10000) detected at line 39789
Overfull \vbox (0.56999pt too high) detected at line 39789
[535]
Overfull \vbox (2.84741pt too high) detected at line 39970
[536]
Underfull \vbox (badness 10000) detected at line 39970
Overfull \vbox (0.56999pt too high) detected at line 39970
[537]
Underfull \vbox (badness 10000) detected at line 39970
Overfull \vbox (0.56999pt too high) detected at line 39970
[538] [539] [540]
Underfull \vbox (badness 10000) detected at line 40144
Overfull \vbox (0.56999pt too high) detected at line 40144
[541]
Underfull \vbox (badness 10000) detected at line 40144
Overfull \vbox (0.56999pt too high) detected at line 40144
[542]
Overfull \vbox (2.84741pt too high) detected at line 40293
[543]
Underfull \vbox (badness 10000) detected at line 40293
Overfull \vbox (0.56999pt too high) detected at line 40293
[544] [545] [546]
Underfull \vbox (badness 10000) detected at line 40451
Overfull \vbox (0.56999pt too high) detected at line 40451
[547] [548] [549]
Underfull \vbox (badness 10000) detected at line 40614
Overfull \vbox (0.56999pt too high) detected at line 40614
[550] [551] [552] [553] [554]
Underfull \vbox (badness 10000) detected at line 40942
Overfull \vbox (0.56999pt too high) detected at line 40942
[555]
Underfull \vbox (badness 10000) detected at line 40942
Overfull \vbox (0.56999pt too high) detected at line 40942
[556] [557] [558] [559]
Underfull \vbox (badness 10000) detected at line 41194
Overfull \vbox (0.56999pt too high) detected at line 41194
[560]
Underfull \vbox (badness 10000) detected at line 41194
Overfull \vbox (0.56999pt too high) detected at line 41194
[561] [562] [563]
Underfull \vbox (badness 10000) detected at line 41379
Overfull \vbox (0.56999pt too high) detected at line 41379
[564] [565] [566]
Overfull \vbox (2.84741pt too high) detected at line 41668
[567]
Underfull \vbox (badness 10000) detected at line 41668
Overfull \vbox (0.56999pt too high) detected at line 41668
[568] [569]
Overfull \vbox (2.84741pt too high) detected at line 41814
[570] [571] [572] [573] [574] [575] [576]
Underfull \vbox (badness 10000) detected at line 42339
Overfull \vbox (0.56999pt too high) detected at line 42339
[577]
Underfull \vbox (badness 10000) detected at line 42339
Overfull \vbox (0.56999pt too high) detected at line 42339
[578]
Underfull \vbox (badness 10000) detected at line 42339
Overfull \vbox (0.56999pt too high) detected at line 42339
[579]
Overfull \vbox (2.84741pt too high) detected at line 42389
[580] [581] [582] [583] [584]
Underfull \vbox (badness 10000) detected at line 42835
Overfull \vbox (0.56999pt too high) detected at line 42835
[585]
Underfull \vbox (badness 10000) detected at line 42835
Overfull \vbox (0.56999pt too high) detected at line 42835
[586]
Underfull \vbox (badness 10000) detected at line 42835
Overfull \vbox (0.56999pt too high) detected at line 42835
[587] [588] [589]
Underfull \vbox (badness 10000) detected at line 43060
Overfull \vbox (0.56999pt too high) detected at line 43060
[590]
Underfull \vbox (badness 10000) detected at line 43060
Overfull \vbox (0.56999pt too high) detected at line 43060
[591]
Overfull \vbox (2.84741pt too high) detected at line 43089
[592] [593]
Overfull \vbox (2.84741pt too high) detected at line 43267
[594] [595] [596] [597] [598] [599] [600]
Underfull \hbox (badness 5652) in paragraph at lines 43550--43552
\T1/lmr/m/n/10 (rtl) syn-the-sis. \T1/lmr/m/it/10 IEEE Std 1076.6-2004 (Re-vi-s
ion of IEEE Std 1076.6-1999)\T1/lmr/m/n/10 , 2004.
Underfull \hbox (badness 7685) in paragraph at lines 43553--43555
[]\T1/lmr/m/n/10 IEEE Stan-dards As-so-ci-a-tion and oth-ers. Ieee stan-dard fo
r ver-ilog hard-ware de-
Underfull \hbox (badness 5022) in paragraph at lines 43553--43555
\T1/lmr/m/n/10 scrip-tion lan-guage. \T1/lmr/m/it/10 IEEE Std 1364-2005 (Re-vi-
sion of IEEE Std 1364-2001)\T1/lmr/m/n/10 , 2006.
[601] [602] [603] [604]
Underfull \hbox (badness 10000) in paragraph at lines 43858--43859
[]\T1/lmtt/m/n/10 write_functional_cxx
Underfull \hbox (badness 10000) in paragraph at lines 43859--43860
[]\T1/lmtt/m/n/10 write_functional_rosette
Underfull \hbox (badness 10000) in paragraph at lines 43860--43861
[]\T1/lmtt/m/n/10 write_functional_smt2
[605] [606] [607] [608] [609] [610] [611] [612] [613] [614] [615]
(./yosyshqyosys.ind)
Package sphinx Warning: The package pict2e is required for rounded boxes.
(sphinx)                As it does not seem to be available on your system,
(sphinx)                options setting radii have all been ignored.
Package sphinx Warning: The package ellipse is required for elliptical corners.
(sphinx)                As it does not seem to be available on your system,
(sphinx)                all non-straight corners have used circle arcs..
(./yosyshqyosys.aux) )
(see the transcript file for additional information)</usr/share/texlive/texmf-d
ist/fonts/type1/public/amsfonts/cm/cmr12.pfb></usr/share/texlive/texmf-dist/fon
ts/type1/public/amsfonts/cm/cmr6.pfb></usr/share/texlive/texmf-dist/fonts/type1
/public/amsfonts/cm/cmtt12.pfb></usr/share/texlive/texmf-dist/fonts/type1/publi
c/lm/lmb10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmbo10.pfb>
</usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmcsc10.pfb></usr/share/te
xlive/texmf-dist/fonts/type1/public/lm/lmmi10.pfb></usr/share/texlive/texmf-dis
t/fonts/type1/public/lm/lmmi5.pfb></usr/share/texlive/texmf-dist/fonts/type1/pu
blic/lm/lmr10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmr5.pfb
></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmr6.pfb></usr/share/texl
ive/texmf-dist/fonts/type1/public/lm/lmr7.pfb></usr/share/texlive/texmf-dist/fo
nts/type1/public/lm/lmr8.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/
lm/lmri10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmss10.pfb><
/usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmss12.pfb></usr/share/texl
ive/texmf-dist/fonts/type1/public/lm/lmssbo10.pfb></usr/share/texlive/texmf-dis
t/fonts/type1/public/lm/lmssbx10.pfb></usr/share/texlive/texmf-dist/fonts/type1
/public/lm/lmsy10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmsy
5.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmtk10.pfb></usr/sha
re/texlive/texmf-dist/fonts/type1/public/lm/lmtko10.pfb></usr/share/texlive/tex
mf-dist/fonts/type1/public/lm/lmtt10.pfb></usr/share/texlive/texmf-dist/fonts/t
ype1/public/lm/lmtt8.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/l
mtti10.pfb>
Output written on yosyshqyosys.pdf (627 pages, 3252816 bytes).
Transcript written on yosyshqyosys.log.
Latexmk: Getting log file 'yosyshqyosys.log'
Latexmk: Examining 'yosyshqyosys.fls'
Latexmk: Examining 'yosyshqyosys.log'
Latexmk: Index file 'yosyshqyosys.idx' was written
Latexmk: Log file says output to 'yosyshqyosys.pdf'
Have index file 'yosyshqyosys.idx', yosyshqyosys.ind yosyshqyosys
Latexmk: applying rule 'pdflatex'...
Rule 'pdflatex':  Reasons for rerun
Changed files or newly in use/created:
  yosyshqyosys.aux
------------
Run number 3 of rule 'pdflatex'
------------
------------
Running 'pdflatex   -recorder  "yosyshqyosys.tex"'
------------
This is pdfTeX, Version 3.141592653-2.6-1.40.25 (TeX Live 2023) (preloaded format=pdflatex)
 restricted \write18 enabled.
entering extended mode
(./yosyshqyosys.tex
LaTeX2e <2022-11-01> patch level 1
L3 programming layer <2023-02-22> (./sphinxmanual.cls
Document Class: sphinxmanual 2019/12/01 v2.3.0 Document class (Sphinx manual)
(/usr/share/texlive/texmf-dist/tex/latex/base/report.cls
Document Class: report 2022/07/02 v1.4n Standard LaTeX document class
(/usr/share/texlive/texmf-dist/tex/latex/base/size10.clo)))
(/usr/share/texlive/texmf-dist/tex/latex/base/inputenc.sty)
(/usr/share/texlive/texmf-dist/tex/latex/cmap/cmap.sty)
(/usr/share/texlive/texmf-dist/tex/latex/base/fontenc.sty<<t1.cmap>>)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsmath.sty
For additional information on amsmath, use the `?' option.
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amstext.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsgen.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsbsy.sty)
(/usr/share/texlive/texmf-dist/tex/latex/amsmath/amsopn.sty))
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/amssymb.sty
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/amsfonts.sty))
(/usr/share/texlive/texmf-dist/tex/generic/babel/babel.sty
(/usr/share/texlive/texmf-dist/tex/generic/babel/txtbabel.def)
(/usr/share/texlive/texmf-dist/tex/generic/babel-english/english.ldf))
(/usr/share/texlive/texmf-dist/tex/generic/babel/locale/en/babel-english.tex)
(/usr/share/texlive/texmf-dist/tex/latex/tex-gyre/tgtermes.sty
(/usr/share/texlive/texmf-dist/tex/latex/kvoptions/kvoptions.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/keyval.sty)
(/usr/share/texlive/texmf-dist/tex/generic/ltxcmds/ltxcmds.sty)
(/usr/share/texlive/texmf-dist/tex/latex/kvsetkeys/kvsetkeys.sty)))
(/usr/share/texlive/texmf-dist/tex/latex/tex-gyre/tgheros.sty)
(/usr/share/texlive/texmf-dist/tex/latex/fncychap/fncychap.sty) (./sphinx.sty
(/usr/share/texlive/texmf-dist/tex/latex/xcolor/xcolor.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx))
(./sphinxoptionshyperref.sty) (./sphinxoptionsgeometry.sty)
(/usr/share/texlive/texmf-dist/tex/latex/base/textcomp.sty)
(/usr/share/texlive/texmf-dist/tex/latex/float/float.sty)
(/usr/share/texlive/texmf-dist/tex/latex/wrapfig/wrapfig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/capt-of/capt-of.sty)
(/usr/share/texlive/texmf-dist/tex/latex/tools/multicol.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
(/usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty)
(/usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg)))
(./sphinxlatexgraphics.sty) (./sphinxpackageboxes.sty
Package sphinx Warning: The package pict2e is required for rounded boxes.
(sphinx)                It does not seem to be available on your system.
(sphinx)                Options for setting radii will be ignored.
Package sphinx Warning: The package ellipse is required for elliptical corners.
(sphinx)                It does not seem to be available on your system.
(sphinx)                All non-straight corners will use circle arcs..
) (./sphinxlatexadmonitions.sty
(/usr/share/texlive/texmf-dist/tex/latex/framed/framed.sty))
(./sphinxlatexliterals.sty
(/usr/share/texlive/texmf-dist/tex/latex/fancyvrb/fancyvrb.sty)
(/usr/share/texlive/texmf-dist/tex/latex/base/alltt.sty)
(/usr/share/texlive/texmf-dist/tex/latex/upquote/upquote.sty)
(/usr/share/texlive/texmf-dist/tex/latex/needspace/needspace.sty))
(./sphinxlatexshadowbox.sty) (./sphinxlatexcontainers.sty)
(./sphinxhighlight.sty) (./sphinxlatextables.sty
(/usr/share/texlive/texmf-dist/tex/latex/tabulary/tabulary.sty
(/usr/share/texlive/texmf-dist/tex/latex/tools/array.sty))
(/usr/share/texlive/texmf-dist/tex/latex/tools/longtable.sty)
(/usr/share/texlive/texmf-dist/tex/latex/varwidth/varwidth.sty)
(/usr/share/texlive/texmf-dist/tex/latex/colortbl/colortbl.sty)
(/usr/share/texlive/texmf-dist/tex/latex/booktabs/booktabs.sty))
(./sphinxlatexnumfig.sty) (./sphinxlatexlists.sty) (./sphinxpackagefootnote.sty
) (./sphinxlatexindbibtoc.sty
(/usr/share/texlive/texmf-dist/tex/latex/base/makeidx.sty))
(./sphinxlatexstylepage.sty
(/usr/share/texlive/texmf-dist/tex/latex/parskip/parskip.sty
(/usr/share/texlive/texmf-dist/tex/latex/parskip/parskip-2001-04-09.sty))
(/usr/share/texlive/texmf-dist/tex/latex/fancyhdr/fancyhdr.sty))
(./sphinxlatexstyleheadings.sty
(/usr/share/texlive/texmf-dist/tex/latex/titlesec/titlesec.sty))
(./sphinxlatexstyletext.sty) (./sphinxlatexobjects.sty))
(/usr/share/texlive/texmf-dist/tex/latex/geometry/geometry.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/ifvtex.sty
(/usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty)))
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/hyperref.sty
(/usr/share/texlive/texmf-dist/tex/generic/pdftexcmds/pdftexcmds.sty
(/usr/share/texlive/texmf-dist/tex/generic/infwarerr/infwarerr.sty))
(/usr/share/texlive/texmf-dist/tex/generic/kvdefinekeys/kvdefinekeys.sty)
(/usr/share/texlive/texmf-dist/tex/generic/pdfescape/pdfescape.sty)
(/usr/share/texlive/texmf-dist/tex/latex/hycolor/hycolor.sty)
(/usr/share/texlive/texmf-dist/tex/latex/letltxmacro/letltxmacro.sty)
(/usr/share/texlive/texmf-dist/tex/latex/auxhook/auxhook.sty)
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/nameref.sty
(/usr/share/texlive/texmf-dist/tex/latex/refcount/refcount.sty)
(/usr/share/texlive/texmf-dist/tex/generic/gettitlestring/gettitlestring.sty))
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/pd1enc.def)
(/usr/share/texlive/texmf-dist/tex/generic/intcalc/intcalc.sty)
(/usr/share/texlive/texmf-dist/tex/generic/etexcmds/etexcmds.sty)
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/puenc.def)
(/usr/share/texlive/texmf-dist/tex/latex/url/url.sty)
(/usr/share/texlive/texmf-dist/tex/generic/bitset/bitset.sty
(/usr/share/texlive/texmf-dist/tex/generic/bigintcalc/bigintcalc.sty))
(/usr/share/texlive/texmf-dist/tex/latex/base/atbegshi-ltx.sty))
(/usr/share/texlive/texmf-dist/tex/latex/hyperref/hpdftex.def
(/usr/share/texlive/texmf-dist/tex/latex/base/atveryend-ltx.sty)
(/usr/share/texlive/texmf-dist/tex/latex/rerunfilecheck/rerunfilecheck.sty
(/usr/share/texlive/texmf-dist/tex/generic/uniquecounter/uniquecounter.sty)))
(/usr/share/texlive/texmf-dist/tex/latex/oberdiek/hypcap.sty)
(./sphinxmessages.sty) (/usr/share/texlive/texmf-dist/tex/latex/lm/lmodern.sty)
 (/usr/share/texlive/texmf-dist/tex/latex/comment/comment.sty
Excluding comment 'comment')
Writing index file yosyshqyosys.idx
(/usr/share/texlive/texmf-dist/tex/latex/lm/t1lmr.fd)
(/usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def)
(./yosyshqyosys.aux)
(/usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
[Loading MPS to PDF converter (version 2006.09.02).]
) (/usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
(/usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg))
*geometry* driver: auto-detecting
*geometry* detected driver: pdftex
(./yosyshqyosys.out) (./yosyshqyosys.out)
(/usr/share/texlive/texmf-dist/tex/latex/lm/t1lmss.fd)
(/usr/share/texlive/texmf-dist/tex/latex/lm/ot1lmr.fd)<<ot1.cmap>>
(/usr/share/texlive/texmf-dist/tex/latex/lm/omllmm.fd)
(/usr/share/texlive/texmf-dist/tex/latex/lm/omslmsy.fd)
(/usr/share/texlive/texmf-dist/tex/latex/lm/omxlmex.fd)
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/umsa.fd)
(/usr/share/texlive/texmf-dist/tex/latex/amsfonts/umsb.fd) [1{/var/lib/texmf/fo
nts/map/pdftex/updmap/pdftex.map}{/usr/share/texlive/texmf-dist/fonts/enc/dvips
/lm/lm-ec.enc}] [2] (./yosyshqyosys.toc [1] [2] [3] [4]
Overfull \hbox (1.7777pt too wide) detected at line 400
\T1/lmr/m/n/10 10.100 
Overfull \hbox (1.7777pt too wide) detected at line 401
\T1/lmr/m/n/10 10.101 
Overfull \hbox (1.7777pt too wide) detected at line 402
\T1/lmr/m/n/10 10.102 
Overfull \hbox (1.7777pt too wide) detected at line 403
\T1/lmr/m/n/10 10.103 
Overfull \hbox (1.7777pt too wide) detected at line 404
\T1/lmr/m/n/10 10.104 
Overfull \hbox (1.7777pt too wide) detected at line 405
\T1/lmr/m/n/10 10.105 
Overfull \hbox (1.7777pt too wide) detected at line 406
\T1/lmr/m/n/10 10.106 
Overfull \hbox (1.7777pt too wide) detected at line 407
\T1/lmr/m/n/10 10.107 
Overfull \hbox (1.7777pt too wide) detected at line 408
\T1/lmr/m/n/10 10.108 
[5]
Overfull \hbox (1.7777pt too wide) detected at line 409
\T1/lmr/m/n/10 10.109 
Overfull \hbox (1.7777pt too wide) detected at line 410
\T1/lmr/m/n/10 10.110 
Overfull \hbox (1.7777pt too wide) detected at line 411
\T1/lmr/m/n/10 10.111 
Overfull \hbox (1.7777pt too wide) detected at line 412
\T1/lmr/m/n/10 10.112 
Overfull \hbox (1.7777pt too wide) detected at line 413
\T1/lmr/m/n/10 10.113 
Overfull \hbox (1.7777pt too wide) detected at line 414
\T1/lmr/m/n/10 10.114 
Overfull \hbox (1.7777pt too wide) detected at line 415
\T1/lmr/m/n/10 10.115 
Overfull \hbox (1.7777pt too wide) detected at line 416
\T1/lmr/m/n/10 10.116 
Overfull \hbox (1.7777pt too wide) detected at line 417
\T1/lmr/m/n/10 10.117 
Overfull \hbox (1.7777pt too wide) detected at line 418
\T1/lmr/m/n/10 10.118 
Overfull \hbox (1.7777pt too wide) detected at line 419
\T1/lmr/m/n/10 10.119 
Overfull \hbox (1.7777pt too wide) detected at line 420
\T1/lmr/m/n/10 10.120 
Overfull \hbox (1.7777pt too wide) detected at line 421
\T1/lmr/m/n/10 10.121 
Overfull \hbox (1.7777pt too wide) detected at line 422
\T1/lmr/m/n/10 10.122 
Overfull \hbox (1.7777pt too wide) detected at line 423
\T1/lmr/m/n/10 10.123 
Overfull \hbox (1.7777pt too wide) detected at line 424
\T1/lmr/m/n/10 10.124 
Overfull \hbox (1.7777pt too wide) detected at line 425
\T1/lmr/m/n/10 10.125 
Overfull \hbox (1.7777pt too wide) detected at line 426
\T1/lmr/m/n/10 10.126 
Overfull \hbox (1.7777pt too wide) detected at line 427
\T1/lmr/m/n/10 10.127 
Overfull \hbox (1.7777pt too wide) detected at line 428
\T1/lmr/m/n/10 10.128 
Overfull \hbox (1.7777pt too wide) detected at line 429
\T1/lmr/m/n/10 10.129 
Overfull \hbox (1.7777pt too wide) detected at line 430
\T1/lmr/m/n/10 10.130 
Overfull \hbox (1.7777pt too wide) detected at line 431
\T1/lmr/m/n/10 10.131 
Overfull \hbox (1.7777pt too wide) detected at line 432
\T1/lmr/m/n/10 10.132 
Overfull \hbox (1.7777pt too wide) detected at line 433
\T1/lmr/m/n/10 10.133 
Overfull \hbox (1.7777pt too wide) detected at line 434
\T1/lmr/m/n/10 10.134 
Overfull \hbox (1.7777pt too wide) detected at line 435
\T1/lmr/m/n/10 10.135 
Overfull \hbox (1.7777pt too wide) detected at line 436
\T1/lmr/m/n/10 10.136 
Overfull \hbox (1.7777pt too wide) detected at line 437
\T1/lmr/m/n/10 10.137 
Overfull \hbox (1.7777pt too wide) detected at line 438
\T1/lmr/m/n/10 10.138 
Overfull \hbox (1.7777pt too wide) detected at line 439
\T1/lmr/m/n/10 10.139 
Overfull \hbox (1.7777pt too wide) detected at line 440
\T1/lmr/m/n/10 10.140 
Overfull \hbox (1.7777pt too wide) detected at line 441
\T1/lmr/m/n/10 10.141 
Overfull \hbox (1.7777pt too wide) detected at line 442
\T1/lmr/m/n/10 10.142 
Overfull \hbox (1.7777pt too wide) detected at line 443
\T1/lmr/m/n/10 10.143 
Overfull \hbox (1.7777pt too wide) detected at line 444
\T1/lmr/m/n/10 10.144 
Overfull \hbox (1.7777pt too wide) detected at line 445
\T1/lmr/m/n/10 10.145 
Overfull \hbox (1.7777pt too wide) detected at line 446
\T1/lmr/m/n/10 10.146 
Overfull \hbox (1.7777pt too wide) detected at line 447
\T1/lmr/m/n/10 10.147 
Overfull \hbox (1.7777pt too wide) detected at line 448
\T1/lmr/m/n/10 10.148 
Overfull \hbox (1.7777pt too wide) detected at line 449
\T1/lmr/m/n/10 10.149 
Overfull \hbox (1.7777pt too wide) detected at line 450
\T1/lmr/m/n/10 10.150 
Overfull \hbox (1.7777pt too wide) detected at line 451
\T1/lmr/m/n/10 10.151 
Overfull \hbox (1.7777pt too wide) detected at line 452
\T1/lmr/m/n/10 10.152 
Overfull \hbox (1.7777pt too wide) detected at line 453
\T1/lmr/m/n/10 10.153 
Overfull \hbox (1.7777pt too wide) detected at line 454
\T1/lmr/m/n/10 10.154 
Overfull \hbox (1.7777pt too wide) detected at line 455
\T1/lmr/m/n/10 10.155 
Overfull \hbox (1.7777pt too wide) detected at line 456
\T1/lmr/m/n/10 10.156 
Overfull \hbox (1.7777pt too wide) detected at line 457
\T1/lmr/m/n/10 10.157 
Overfull \hbox (1.7777pt too wide) detected at line 458
\T1/lmr/m/n/10 10.158 
Overfull \hbox (1.7777pt too wide) detected at line 459
\T1/lmr/m/n/10 10.159 
Overfull \hbox (1.7777pt too wide) detected at line 460
\T1/lmr/m/n/10 10.160 
Overfull \hbox (1.7777pt too wide) detected at line 461
\T1/lmr/m/n/10 10.161 
Overfull \hbox (1.7777pt too wide) detected at line 462
\T1/lmr/m/n/10 10.162 
[6]
Overfull \hbox (1.7777pt too wide) detected at line 463
\T1/lmr/m/n/10 10.163 
Overfull \hbox (1.7777pt too wide) detected at line 464
\T1/lmr/m/n/10 10.164 
Overfull \hbox (1.7777pt too wide) detected at line 465
\T1/lmr/m/n/10 10.165 
Overfull \hbox (1.7777pt too wide) detected at line 466
\T1/lmr/m/n/10 10.166 
Overfull \hbox (1.7777pt too wide) detected at line 467
\T1/lmr/m/n/10 10.167 
Overfull \hbox (1.7777pt too wide) detected at line 468
\T1/lmr/m/n/10 10.168 
Overfull \hbox (1.7777pt too wide) detected at line 469
\T1/lmr/m/n/10 10.169 
Overfull \hbox (1.7777pt too wide) detected at line 470
\T1/lmr/m/n/10 10.170 
Overfull \hbox (1.7777pt too wide) detected at line 471
\T1/lmr/m/n/10 10.171 
Overfull \hbox (1.7777pt too wide) detected at line 472
\T1/lmr/m/n/10 10.172 
Overfull \hbox (1.7777pt too wide) detected at line 473
\T1/lmr/m/n/10 10.173 
Overfull \hbox (1.7777pt too wide) detected at line 474
\T1/lmr/m/n/10 10.174 
Overfull \hbox (1.7777pt too wide) detected at line 475
\T1/lmr/m/n/10 10.175 
Overfull \hbox (1.7777pt too wide) detected at line 476
\T1/lmr/m/n/10 10.176 
Overfull \hbox (1.7777pt too wide) detected at line 477
\T1/lmr/m/n/10 10.177 
Overfull \hbox (1.7777pt too wide) detected at line 478
\T1/lmr/m/n/10 10.178 
Overfull \hbox (1.7777pt too wide) detected at line 479
\T1/lmr/m/n/10 10.179 
Overfull \hbox (1.7777pt too wide) detected at line 480
\T1/lmr/m/n/10 10.180 
Overfull \hbox (1.7777pt too wide) detected at line 481
\T1/lmr/m/n/10 10.181 
Overfull \hbox (1.7777pt too wide) detected at line 482
\T1/lmr/m/n/10 10.182 
Overfull \hbox (1.7777pt too wide) detected at line 483
\T1/lmr/m/n/10 10.183 
Overfull \hbox (1.7777pt too wide) detected at line 484
\T1/lmr/m/n/10 10.184 
Overfull \hbox (1.7777pt too wide) detected at line 485
\T1/lmr/m/n/10 10.185 
Overfull \hbox (1.7777pt too wide) detected at line 486
\T1/lmr/m/n/10 10.186 
Overfull \hbox (1.7777pt too wide) detected at line 487
\T1/lmr/m/n/10 10.187 
Overfull \hbox (1.7777pt too wide) detected at line 488
\T1/lmr/m/n/10 10.188 
Overfull \hbox (1.7777pt too wide) detected at line 489
\T1/lmr/m/n/10 10.189 
Overfull \hbox (1.7777pt too wide) detected at line 490
\T1/lmr/m/n/10 10.190 
Overfull \hbox (1.7777pt too wide) detected at line 491
\T1/lmr/m/n/10 10.191 
Overfull \hbox (1.7777pt too wide) detected at line 492
\T1/lmr/m/n/10 10.192 
Overfull \hbox (1.7777pt too wide) detected at line 493
\T1/lmr/m/n/10 10.193 
Overfull \hbox (1.7777pt too wide) detected at line 494
\T1/lmr/m/n/10 10.194 
Overfull \hbox (1.7777pt too wide) detected at line 495
\T1/lmr/m/n/10 10.195 
Overfull \hbox (1.7777pt too wide) detected at line 496
\T1/lmr/m/n/10 10.196 
Overfull \hbox (1.7777pt too wide) detected at line 497
\T1/lmr/m/n/10 10.197 
Overfull \hbox (1.7777pt too wide) detected at line 498
\T1/lmr/m/n/10 10.198 
Overfull \hbox (1.7777pt too wide) detected at line 499
\T1/lmr/m/n/10 10.199 
Overfull \hbox (1.7777pt too wide) detected at line 500
\T1/lmr/m/n/10 10.200 
Overfull \hbox (1.7777pt too wide) detected at line 501
\T1/lmr/m/n/10 10.201 
Overfull \hbox (1.7777pt too wide) detected at line 502
\T1/lmr/m/n/10 10.202 
Overfull \hbox (1.7777pt too wide) detected at line 503
\T1/lmr/m/n/10 10.203 
Overfull \hbox (1.7777pt too wide) detected at line 504
\T1/lmr/m/n/10 10.204 
Overfull \hbox (1.7777pt too wide) detected at line 505
\T1/lmr/m/n/10 10.205 
Overfull \hbox (1.7777pt too wide) detected at line 506
\T1/lmr/m/n/10 10.206 
Overfull \hbox (1.7777pt too wide) detected at line 507
\T1/lmr/m/n/10 10.207 
Overfull \hbox (1.7777pt too wide) detected at line 508
\T1/lmr/m/n/10 10.208 
Overfull \hbox (1.7777pt too wide) detected at line 509
\T1/lmr/m/n/10 10.209 
Overfull \hbox (1.7777pt too wide) detected at line 510
\T1/lmr/m/n/10 10.210 
Overfull \hbox (1.7777pt too wide) detected at line 511
\T1/lmr/m/n/10 10.211 
Overfull \hbox (1.7777pt too wide) detected at line 512
\T1/lmr/m/n/10 10.212 
Overfull \hbox (1.7777pt too wide) detected at line 513
\T1/lmr/m/n/10 10.213 
Overfull \hbox (1.7777pt too wide) detected at line 514
\T1/lmr/m/n/10 10.214 
Overfull \hbox (1.7777pt too wide) detected at line 515
\T1/lmr/m/n/10 10.215 
Overfull \hbox (1.7777pt too wide) detected at line 516
\T1/lmr/m/n/10 10.216 
[7]
Overfull \hbox (1.7777pt too wide) detected at line 517
\T1/lmr/m/n/10 10.217 
Overfull \hbox (1.7777pt too wide) detected at line 518
\T1/lmr/m/n/10 10.218 
Overfull \hbox (1.7777pt too wide) detected at line 519
\T1/lmr/m/n/10 10.219 
Overfull \hbox (1.7777pt too wide) detected at line 520
\T1/lmr/m/n/10 10.220 
Overfull \hbox (1.7777pt too wide) detected at line 521
\T1/lmr/m/n/10 10.221 
Overfull \hbox (1.7777pt too wide) detected at line 522
\T1/lmr/m/n/10 10.222 
Overfull \hbox (1.7777pt too wide) detected at line 523
\T1/lmr/m/n/10 10.223 
Overfull \hbox (1.7777pt too wide) detected at line 524
\T1/lmr/m/n/10 10.224 
Overfull \hbox (1.7777pt too wide) detected at line 525
\T1/lmr/m/n/10 10.225 
Overfull \hbox (1.7777pt too wide) detected at line 526
\T1/lmr/m/n/10 10.226 
Overfull \hbox (1.7777pt too wide) detected at line 527
\T1/lmr/m/n/10 10.227 
Overfull \hbox (1.7777pt too wide) detected at line 528
\T1/lmr/m/n/10 10.228 
Overfull \hbox (1.7777pt too wide) detected at line 529
\T1/lmr/m/n/10 10.229 
Overfull \hbox (1.7777pt too wide) detected at line 530
\T1/lmr/m/n/10 10.230 
Overfull \hbox (1.7777pt too wide) detected at line 531
\T1/lmr/m/n/10 10.231 
Overfull \hbox (1.7777pt too wide) detected at line 532
\T1/lmr/m/n/10 10.232 
Overfull \hbox (1.7777pt too wide) detected at line 533
\T1/lmr/m/n/10 10.233 
Overfull \hbox (1.7777pt too wide) detected at line 534
\T1/lmr/m/n/10 10.234 
Overfull \hbox (1.7777pt too wide) detected at line 535
\T1/lmr/m/n/10 10.235 
Overfull \hbox (1.7777pt too wide) detected at line 536
\T1/lmr/m/n/10 10.236 
Overfull \hbox (1.7777pt too wide) detected at line 537
\T1/lmr/m/n/10 10.237 
Overfull \hbox (1.7777pt too wide) detected at line 538
\T1/lmr/m/n/10 10.238 
Overfull \hbox (1.7777pt too wide) detected at line 539
\T1/lmr/m/n/10 10.239 
Overfull \hbox (1.7777pt too wide) detected at line 540
\T1/lmr/m/n/10 10.240 
Overfull \hbox (1.7777pt too wide) detected at line 541
\T1/lmr/m/n/10 10.241 
Overfull \hbox (1.7777pt too wide) detected at line 542
\T1/lmr/m/n/10 10.242 
Overfull \hbox (1.7777pt too wide) detected at line 543
\T1/lmr/m/n/10 10.243 
Overfull \hbox (1.7777pt too wide) detected at line 544
\T1/lmr/m/n/10 10.244 
Overfull \hbox (1.7777pt too wide) detected at line 545
\T1/lmr/m/n/10 10.245 
Overfull \hbox (1.7777pt too wide) detected at line 546
\T1/lmr/m/n/10 10.246 
Overfull \hbox (1.7777pt too wide) detected at line 547
\T1/lmr/m/n/10 10.247 
Overfull \hbox (1.7777pt too wide) detected at line 548
\T1/lmr/m/n/10 10.248 
Overfull \hbox (1.7777pt too wide) detected at line 549
\T1/lmr/m/n/10 10.249 
Overfull \hbox (1.7777pt too wide) detected at line 550
\T1/lmr/m/n/10 10.250 
Overfull \hbox (1.7777pt too wide) detected at line 551
\T1/lmr/m/n/10 10.251 
Overfull \hbox (1.7777pt too wide) detected at line 552
\T1/lmr/m/n/10 10.252 
Overfull \hbox (1.7777pt too wide) detected at line 553
\T1/lmr/m/n/10 10.253 
Overfull \hbox (1.7777pt too wide) detected at line 554
\T1/lmr/m/n/10 10.254 
Overfull \hbox (1.7777pt too wide) detected at line 555
\T1/lmr/m/n/10 10.255 
Overfull \hbox (1.7777pt too wide) detected at line 556
\T1/lmr/m/n/10 10.256 
Overfull \hbox (1.7777pt too wide) detected at line 557
\T1/lmr/m/n/10 10.257 
Overfull \hbox (1.7777pt too wide) detected at line 558
\T1/lmr/m/n/10 10.258 
Overfull \hbox (1.7777pt too wide) detected at line 559
\T1/lmr/m/n/10 10.259 
Overfull \hbox (1.7777pt too wide) detected at line 560
\T1/lmr/m/n/10 10.260 
Overfull \hbox (1.7777pt too wide) detected at line 561
\T1/lmr/m/n/10 10.261 
Overfull \hbox (1.7777pt too wide) detected at line 562
\T1/lmr/m/n/10 10.262 
Overfull \hbox (1.7777pt too wide) detected at line 563
\T1/lmr/m/n/10 10.263 
Overfull \hbox (1.7777pt too wide) detected at line 564
\T1/lmr/m/n/10 10.264 
Overfull \hbox (1.7777pt too wide) detected at line 565
\T1/lmr/m/n/10 10.265 
Overfull \hbox (1.7777pt too wide) detected at line 566
\T1/lmr/m/n/10 10.266 
Overfull \hbox (1.7777pt too wide) detected at line 567
\T1/lmr/m/n/10 10.267 
Overfull \hbox (1.7777pt too wide) detected at line 568
\T1/lmr/m/n/10 10.268 
Overfull \hbox (1.7777pt too wide) detected at line 569
\T1/lmr/m/n/10 10.269 
Overfull \hbox (1.7777pt too wide) detected at line 570
\T1/lmr/m/n/10 10.270 
[8]
Overfull \hbox (1.7777pt too wide) detected at line 571
\T1/lmr/m/n/10 10.271 
Overfull \hbox (1.7777pt too wide) detected at line 572
\T1/lmr/m/n/10 10.272 
Overfull \hbox (1.7777pt too wide) detected at line 573
\T1/lmr/m/n/10 10.273 
Overfull \hbox (1.7777pt too wide) detected at line 574
\T1/lmr/m/n/10 10.274 
Overfull \hbox (1.7777pt too wide) detected at line 575
\T1/lmr/m/n/10 10.275 
Overfull \hbox (1.7777pt too wide) detected at line 576
\T1/lmr/m/n/10 10.276 
Overfull \hbox (1.7777pt too wide) detected at line 577
\T1/lmr/m/n/10 10.277 
Overfull \hbox (1.7777pt too wide) detected at line 578
\T1/lmr/m/n/10 10.278 
Overfull \hbox (1.7777pt too wide) detected at line 579
\T1/lmr/m/n/10 10.279 
Overfull \hbox (1.7777pt too wide) detected at line 580
\T1/lmr/m/n/10 10.280 
Overfull \hbox (1.7777pt too wide) detected at line 581
\T1/lmr/m/n/10 10.281 
) [9] [10] (/usr/share/texlive/texmf-dist/tex/latex/lm/ts1lmr.fd)
Underfull \hbox (badness 10000) in paragraph at lines 131--133
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 139--141
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
(/usr/share/texlive/texmf-dist/tex/latex/lm/t1lmtt.fd)
Underfull \hbox (badness 10000) in paragraph at lines 147--149
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 155--157
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 170--172
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
[1{/usr/share/texlive/texmf-dist/fonts/enc/dvips/lm/lm-ts1.enc}]
Underfull \hbox (badness 10000) in paragraph at lines 178--180
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 186--188
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 194--196
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 202--204
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 210--212
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 218--220
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 226--228
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 234--236
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 242--244
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
[2]
Underfull \hbox (badness 10000) in paragraph at lines 265--267
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 273--275
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 281--283
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 289--291
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 289--291
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/index.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 297--299
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 297--299
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/index.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 305--307
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 305--307
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 313--315
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 313--315
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 321--323
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 321--323
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
[3]
Underfull \hbox (badness 10000) in paragraph at lines 329--331
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 329--331
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 337--339
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 337--339
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 345--347
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 345--347
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 353--355
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 353--355
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 361--363
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 361--363
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 369--371
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 369--371
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
Underfull \hbox (badness 10000) in paragraph at lines 377--379
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Overfull \hbox (36.66315pt too wide) in paragraph at lines 377--379
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/interactive_investigation.rst,
[4]
Underfull \hbox (badness 10000) in paragraph at lines 385--387
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 385--387
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/load_design.rst,
Underfull \hbox (badness 10000) in paragraph at lines 394--396
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 394--396
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/load_design.rst,
Underfull \hbox (badness 10000) in paragraph at lines 402--404
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 402--404
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 410--412
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 410--412
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 418--420
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 418--420
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 426--428
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 426--428
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 434--436
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 434--436
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/model_checking.rst,
Underfull \hbox (badness 10000) in paragraph at lines 442--444
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 442--444
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/selections.rst, line
[5]
Underfull \hbox (badness 10000) in paragraph at lines 450--452
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 450--452
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/selections.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 458--460
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 458--460
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/more_scripting/selections.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 466--468
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 474--476
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 483--485
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 491--493
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 499--501
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 507--509
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
[6]
Underfull \hbox (badness 10000) in paragraph at lines 515--517
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 523--525
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 531--533
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 539--541
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 547--549
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 555--557
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 563--565
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 571--573
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 571--573
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/synthesis/techmap_synth.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 579--581
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 579--581
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/using_yosys
/synthesis/techmap_synth.rst, line
[7]
Underfull \hbox (badness 10000) in paragraph at lines 587--589
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 587--589
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 595--597
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 595--597
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 603--605
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 603--605
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 611--613
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 611--613
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 619--621
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 619--621
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 627--629
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 627--629
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 635--637
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 635--637
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
[8]
Underfull \hbox (badness 10000) in paragraph at lines 643--645
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 643--645
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 651--653
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 651--653
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/extensions.rst,
Underfull \hbox (badness 10000) in paragraph at lines 659--661
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 659--661
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/extending_yosys/test_suites.rst,
Underfull \hbox (badness 10000) in paragraph at lines 667--669
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 667--669
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/flow/control_and_data.rst,
Underfull \hbox (badness 10000) in paragraph at lines 675--677
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 687--689
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 687--689
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/flow/verilog_frontend.rst, line
Underfull \hbox (badness 10000) in paragraph at lines 699--701
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 699--701
\T1/lmr/m/n/10 f20f913223c42fce6ecc4382b281cf67952e0a72/docs/source/yosys_inter
nals/flow/verilog_frontend.rst, line
[9]
Underfull \hbox (badness 10000) in paragraph at lines 707--709
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 715--717
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
Underfull \hbox (badness 10000) in paragraph at lines 723--725
[]\T1/lmr/m/n/10 (The [][]orig-i-nal en-try[][] is lo-cated in /builddir/build/
BUILD/yosys-0.47-build/yosys-
[10]
Chapter 1.
[11 <./logo.png>] [12] [13] [14 <./levels_of_abstraction.pdf>] [15] [16]
Chapter 2.
[17] [18] [19] [20] [21] (/usr/share/texlive/texmf-dist/tex/latex/lm/ts1lmtt.fd
) [22] [23]
pdfTeX warning: pdflatex (file ./addr_gen_hier.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[24 <./addr_gen_hier.pdf>]
pdfTeX warning: pdflatex (file ./addr_gen_proc.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./addr_gen_clean.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
[25 <./addr_gen_proc.pdf> <./addr_gen_clean.pdf
pdfTeX warning: pdflatex (file ./addr_gen_clean.pdf): PDF inclusion: multiple p
dfs with page group included in a single page
>] [26]
pdfTeX warning: pdflatex (file ./rdata_proc.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[27{/usr/share/texlive/texmf-dist/fonts/enc/dvips/lm/lm-mathit.enc}{/usr/share/
texlive/texmf-dist/fonts/enc/dvips/lm/lm-mathsy.enc}]
pdfTeX warning: pdflatex (file ./rdata_flat.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[28 <./rdata_proc.pdf>] [29 <./rdata_flat.pdf>]
pdfTeX warning: pdflatex (file ./rdata_adffe.pdf): PDF inclusion: found PDF ver
sion <1.7>, but at most version <1.5> allowed
[30 <./rdata_adffe.pdf>] [31]
pdfTeX warning: pdflatex (file ./rdata_wreduce.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./rdata_memrdv2.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[32 <./rdata_wreduce.pdf>] [33 <./rdata_memrdv2.pdf>]
pdfTeX warning: pdflatex (file ./rdata_alumacc.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[34]
pdfTeX warning: pdflatex (file ./rdata_coarse.pdf): PDF inclusion: found PDF ve
rsion <1.7>, but at most version <1.5> allowed
[35 <./rdata_alumacc.pdf>] [36 <./rdata_coarse.pdf>]
pdfTeX warning: pdflatex (file ./rdata_map_ram.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[37 <./rdata_map_ram.pdf>] [38]
pdfTeX warning: pdflatex (file ./rdata_map_ffram.pdf): PDF inclusion: found PDF
 version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./rdata_map_gates.pdf): PDF inclusion: found PDF
 version <1.7>, but at most version <1.5> allowed
[39] [40 <./rdata_map_ffram.pdf>] [41 <./rdata_map_gates.pdf>]
pdfTeX warning: pdflatex (file ./rdata_map_ffs.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./rdata_map_luts.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
[42] [43 <./rdata_map_ffs.pdf>] [44 <./rdata_map_luts.pdf>]
pdfTeX warning: pdflatex (file ./rdata_map_cells.pdf): PDF inclusion: found PDF
 version <1.7>, but at most version <1.5> allowed
LaTeX Font Warning: Font shape `T1/lmr/b/it' in size <10> not available
(Font)              Font shape `T1/lmr/b/sl' tried instead on input line 2643.
LaTeX Font Warning: Font shape `T1/lmtt/b/it' in size <10> not available
(Font)              Font shape `T1/lmtt/b/sl' tried instead on input line 2643.
[45 <./rdata_map_cells.pdf>] [46] [47{/usr/share/texlive/texmf-dist/fonts/enc/d
vips/lm/lm-rm.enc}]
Overfull \vbox (1.28717pt too high) detected at line 2917
[48] [49]
pdfTeX warning: pdflatex (file ./addr_gen_show.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[50]
pdfTeX warning: pdflatex (file ./new_cells_show.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
[51 <./addr_gen_show.pdf>] [52 <./new_cells_show.pdf>] [53] [54]
Chapter 3.
[55] [56]
pdfTeX warning: pdflatex (file ./proc_01.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./proc_02.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
[57] [58 <./proc_01.pdf> <./proc_02.pdf
pdfTeX warning: pdflatex (file ./proc_02.pdf): PDF inclusion: multiple pdfs wit
h page group included in a single page
>]
pdfTeX warning: pdflatex (file ./proc_03.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
Underfull \vbox (badness 2173) detected at line 3469
[59 <./proc_03.pdf>] [60] [61] [62]
pdfTeX warning: pdflatex (file ./memory_01.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[63 <./memory_01.pdf>]
pdfTeX warning: pdflatex (file ./memory_02.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[64 <./memory_02.pdf>] [65] [66] [67] [68] [69] [70] [71] [72] [73] [74]
[75] [76] [77] [78]
pdfTeX warning: pdflatex (file ./opt_expr.pdf): PDF inclusion: found PDF versio
n <1.7>, but at most version <1.5> allowed
[79] [80 <./opt_expr.pdf>]
pdfTeX warning: pdflatex (file ./opt_merge.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[81 <./opt_merge.pdf>]
pdfTeX warning: pdflatex (file ./opt_muxtree.pdf): PDF inclusion: found PDF ver
sion <1.7>, but at most version <1.5> allowed
[82 <./opt_muxtree.pdf>]
pdfTeX warning: pdflatex (file ./opt_share.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[83 <./opt_share.pdf>] [84] [85]
pdfTeX warning: pdflatex (file ./macc_simple_test_00a.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_00b.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
[86] [87 <./macc_simple_test_00a.pdf> <./macc_simple_test_00b.pdf
pdfTeX warning: pdflatex (file ./macc_simple_test_00b.pdf): PDF inclusion: mult
iple pdfs with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./macc_simple_test_01a.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_01b.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_02a.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_simple_test_02b.pdf): PDF inclusion: foun
d PDF version <1.7>, but at most version <1.5> allowed
[88 <./macc_simple_test_01a.pdf>] [89 <./macc_simple_test_01b.pdf> <./macc_simp
le_test_02a.pdf
pdfTeX warning: pdflatex (file ./macc_simple_test_02a.pdf): PDF inclusion: mult
iple pdfs with page group included in a single page
> <./macc_simple_test_02b.pdf
pdfTeX warning: pdflatex (file ./macc_simple_test_02b.pdf): PDF inclusion: mult
iple pdfs with page group included in a single page
>] [90]
Underfull \vbox (badness 5985) detected at line 5687
[91]
Underfull \vbox (badness 5985) detected at line 5736
[92]
Underfull \hbox (badness 10000) in paragraph at lines 5763--5763
[]\T1/lmr/m/n/10 Listing 3.27: |[]\T1/lmtt/m/n/10 $__mul_wrapper \T1/lmr/m/n/10
 mod-ule in
[93]
Underfull \hbox (badness 10000) in paragraph at lines 5800--5800
[]\T1/lmr/m/n/10 Listing 3.28: |[]\T1/lmtt/m/n/10 $__add_wrapper \T1/lmr/m/n/10
 mod-ule in
[94]
pdfTeX warning: pdflatex (file ./macc_xilinx_test1a.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test1b.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2a.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2b.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test1c.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
[95 <./macc_xilinx_test1a.pdf>] [96 <./macc_xilinx_test1b.pdf> <./macc_xilinx_t
est2a.pdf
pdfTeX warning: pdflatex (file ./macc_xilinx_test2a.pdf): PDF inclusion: multip
le pdfs with page group included in a single page
>] [97 <./macc_xilinx_test2b.pdf> <./macc_xilinx_test1c.pdf
pdfTeX warning: pdflatex (file ./macc_xilinx_test1c.pdf): PDF inclusion: multip
le pdfs with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./macc_xilinx_test2c.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
[98 <./macc_xilinx_test2c.pdf>]
pdfTeX warning: pdflatex (file ./macc_xilinx_test1d.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2d.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./macc_xilinx_test2e.pdf): PDF inclusion: found 
PDF version <1.7>, but at most version <1.5> allowed
[99 <./macc_xilinx_test1d.pdf> <./macc_xilinx_test2d.pdf
pdfTeX warning: pdflatex (file ./macc_xilinx_test2d.pdf): PDF inclusion: multip
le pdfs with page group included in a single page
>] [100 <./macc_xilinx_test2e.pdf>] [101] [102] [103]
pdfTeX warning: pdflatex (file ./counter_00.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./counter_01.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[104 <./counter_00.pdf>]
pdfTeX warning: pdflatex (file ./counter_02.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[105 <./counter_01.pdf> <./counter_02.pdf
pdfTeX warning: pdflatex (file ./counter_02.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>] [106]
pdfTeX warning: pdflatex (file ./counter_03.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[107 <./counter_03.pdf>] [108] [109] [110]
pdfTeX warning: pdflatex (file ./sumprod_00.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[111] [112 <./sumprod_00.pdf>]
pdfTeX warning: pdflatex (file ./sumprod_01.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./sumprod_02.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./sumprod_03.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./sumprod_04.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./sumprod_05.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[113 <./sumprod_01.pdf> <./sumprod_02.pdf
pdfTeX warning: pdflatex (file ./sumprod_02.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>] [114 <./sumprod_03.pdf> <./sumprod_04.pdf
pdfTeX warning: pdflatex (file ./sumprod_04.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>]
Underfull \vbox (badness 10000) detected at line 6935
Overfull \vbox (2.97012pt too high) detected at line 6935
[115 <./sumprod_05.pdf>] [116]
pdfTeX warning: pdflatex (file ./memdemo_00.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./memdemo_01.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./memdemo_02.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[117 <./memdemo_00.pdf> <./memdemo_01.pdf
pdfTeX warning: pdflatex (file ./memdemo_01.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./memdemo_03.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./memdemo_05.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./memdemo_04.pdf): PDF inclusion: found PDF vers
ion <1.7>, but at most version <1.5> allowed
[118 <./memdemo_02.pdf>] [119 <./memdemo_03.pdf> <./memdemo_05.pdf
pdfTeX warning: pdflatex (file ./memdemo_05.pdf): PDF inclusion: multiple pdfs 
with page group included in a single page
>] [120 <./memdemo_04.pdf>]
pdfTeX warning: pdflatex (file ./select.pdf): PDF inclusion: found PDF version 
<1.7>, but at most version <1.5> allowed
[121 <./select.pdf>]
pdfTeX warning: pdflatex (file ./example_first.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[122]
pdfTeX warning: pdflatex (file ./example_second.pdf): PDF inclusion: found PDF 
version <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./example_third.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[123 <./example_first.pdf>] [124 <./example_second.pdf> <./example_third.pdf
pdfTeX warning: pdflatex (file ./example_third.pdf): PDF inclusion: multiple pd
fs with page group included in a single page
>]
pdfTeX warning: pdflatex (file ./splice.pdf): PDF inclusion: found PDF version 
<1.7>, but at most version <1.5> allowed
[125 <./splice.pdf>]
pdfTeX warning: pdflatex (file ./cmos_00.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./cmos_01.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
[126] [127 <./cmos_00.pdf>] [128 <./cmos_01.pdf>] [129] [130]
pdfTeX warning: pdflatex (file ./scrambler_p01.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./scrambler_p02.pdf): PDF inclusion: found PDF v
ersion <1.7>, but at most version <1.5> allowed
[131 <./scrambler_p01.pdf> <./scrambler_p02.pdf
pdfTeX warning: pdflatex (file ./scrambler_p02.pdf): PDF inclusion: multiple pd
fs with page group included in a single page
>] [132]
pdfTeX warning: pdflatex (file ./submod_02.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./submod_03.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
pdfTeX warning: pdflatex (file ./submod_01.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[133] [134 <./submod_02.pdf> <./submod_03.pdf
pdfTeX warning: pdflatex (file ./submod_03.pdf): PDF inclusion: multiple pdfs w
ith page group included in a single page
>] [135 <./submod_01.pdf>] [136]
Underfull \vbox (badness 1571) detected at line 8092
[137] [138] [139] [140] [141] [142] [143] [144]
Chapter 4.
[145] [146] [147 <./overview_flow.pdf> <./approach_flow.pdf>] [148 <./verilog_f
low.pdf>]
Underfull \hbox (badness 7777) in paragraph at lines 8857--8861
[]|\T1/lmr/m/n/10 Con-struct an iden-ti-fier in the form <pre-
Underfull \hbox (badness 10000) in paragraph at lines 8883--8885
[]|\T1/lmr/m/n/10 AST_BIT_NOT, AST_BIT_AND,
Underfull \hbox (badness 10000) in paragraph at lines 8883--8885
\T1/lmr/m/n/10 AST_BIT_OR, AST_BIT_XOR,
Underfull \hbox (badness 10000) in paragraph at lines 8890--8892
[]|\T1/lmr/m/n/10 AST_REDUCE_AND, AST_REDUCE_OR,
Underfull \hbox (badness 10000) in paragraph at lines 8905--8907
[]|\T1/lmr/m/n/10 AST_SHIFT_LEFT, AST_SHIFT_RIGHT,
Underfull \hbox (badness 10000) in paragraph at lines 8912--8914
[]|\T1/lmr/m/n/10 AST_LT, AST_LE, AST_EQ, AST_NE,
Underfull \hbox (badness 10000) in paragraph at lines 8933--8935
[]|\T1/lmr/m/n/10 AST_LOGIC_AND, AST_LOGIC_OR,
Underfull \hbox (badness 10000) in paragraph at lines 9013--9015
[]|\T1/lmr/m/n/10 AST_GENVAR, AST_GENBLOCK,
Underfull \hbox (badness 10000) in paragraph at lines 9021--9023
[]|\T1/lmr/m/n/10 AST_POSEDGE, AST_NEGEDGE,
[149] [150] [151] [152] [153] [154] [155] [156] [157] [158] [159 <./overview_rt
lil.pdf>] [160] [161] [162] [163] [164] [165 <./simplified_rtlil.pdf>] [166]
[167]
pdfTeX warning: pdflatex (file ./test1.pdf): PDF inclusion: found PDF version <
1.7>, but at most version <1.5> allowed
[168 <./test1.pdf>] [169] [170]
Underfull \vbox (badness 10000) detected at line 10858
Overfull \vbox (0.56999pt too high) detected at line 10858
[171]
Underfull \vbox (badness 10000) detected at line 10881
Overfull \vbox (1.76994pt too high) detected at line 10881
[172] [173] [174] [175] [176] [177] [178] [179]
pdfTeX warning: pdflatex (file ./red_or3x1.pdf): PDF inclusion: found PDF versi
on <1.7>, but at most version <1.5> allowed
[180 <./red_or3x1.pdf>]
pdfTeX warning: pdflatex (file ./sym_mul.pdf): PDF inclusion: found PDF version
 <1.7>, but at most version <1.5> allowed
[181 <./sym_mul.pdf>]
pdfTeX warning: pdflatex (file ./mymul.pdf): PDF inclusion: found PDF version <
1.7>, but at most version <1.5> allowed
[182]
Underfull \vbox (badness 10000) detected at line 11848
[183 <./mymul.pdf>]
pdfTeX warning: pdflatex (file ./mulshift.pdf): PDF inclusion: found PDF versio
n <1.7>, but at most version <1.5> allowed
[184 <./mulshift.pdf>]
Underfull \hbox (badness 5490) in paragraph at lines 11951--11954
[]\T1/lmr/m/n/10 Each bit of the port cor-re-lates to an \T1/lmtt/m/n/10 _TECHM
AP_BITS_CONNMAP_ \T1/lmr/m/n/10 bits wide num-ber in
Underfull \hbox (badness 10000) in paragraph at lines 11956--11959
[]\T1/lmr/m/n/10 Each unique sig-nal bit is as-signed its own num-ber. Iden-ti-
cal fields in the
pdfTeX warning: pdflatex (file ./addshift.pdf): PDF inclusion: found PDF versio
n <1.7>, but at most version <1.5> allowed
[185] [186 <./addshift.pdf>] [187] [188]
Chapter 5.
[189 <./basics_abstractions.pdf>] [190] [191] [192] [193] [194] [195] [196]
[197 <./basics_flow.pdf>] [198] [199 <./basics_parsetree.pdf> <./basics_ast.pdf
>] [200] [201] [202]
Chapter 6.
[203] [204] [205] [206] [207] [208]
Chapter 7.
[209] [210]
Chapter 8.
Overfull \vbox (1.34746pt too high) detected at line 13560
[211] [212]
Underfull \vbox (badness 10000) detected at line 13777
Overfull \vbox (0.56999pt too high) detected at line 13777
[213]
Underfull \vbox (badness 10000) detected at line 13777
Overfull \vbox (0.56999pt too high) detected at line 13777
[214]
Underfull \vbox (badness 10000) detected at line 13777
Overfull \vbox (0.56999pt too high) detected at line 13777
[215] [216]
Chapter 9.
[217] [218] [219] [220] [221] [222] [223] [224] [225] [226] [227] [228]
Overfull \vbox (2.36986pt too high) detected at line 15388
[229] [230] [231]
Overfull \vbox (2.36986pt too high) detected at line 15651
[232] [233] [234] [235]
Overfull \vbox (2.36986pt too high) detected at line 16003
[236] [237] [238] [239]
Overfull \vbox (2.36986pt too high) detected at line 16344
[240] [241] [242] [243] [244] [245] [246] [247] [248] [249] [250] [251]
[252] [253] [254] [255] [256] [257] [258] [259] [260] [261]
Underfull \vbox (badness 10000) detected at line 18226
Overfull \vbox (0.56999pt too high) detected at line 18226
[262] [263]
Underfull \vbox (badness 10000) detected at line 18363
Overfull \vbox (0.56999pt too high) detected at line 18363
[264] [265] [266] [267] [268] [269]
Underfull \vbox (badness 10000) detected at line 18763
Overfull \vbox (0.56999pt too high) detected at line 18763
[270] [271] [272] [273]
Overfull \vbox (2.36986pt too high) detected at line 19189
[274]
Underfull \vbox (badness 10000) detected at line 19189
Overfull \vbox (0.56999pt too high) detected at line 19189
[275]
Underfull \vbox (badness 10000) detected at line 19189
Overfull \vbox (0.56999pt too high) detected at line 19189
[276] [277] [278] [279] [280]
Underfull \vbox (badness 10000) detected at line 19555
Overfull \vbox (0.56999pt too high) detected at line 19555
[281]
Underfull \vbox (badness 10000) detected at line 19555
Overfull \vbox (0.56999pt too high) detected at line 19555
[282] [283] [284] [285] [286] [287] [288] [289] [290] [291] [292] [293]
[294] [295] [296] [297] [298] [299] [300] [301] [302] [303] [304] [305]
[306] [307] [308] [309] [310] [311] [312] [313] [314] [315] [316] [317]
[318] [319] [320] [321] [322] [323] [324] [325] [326] [327] [328] [329]
[330] [331] [332] [333] [334] [335] [336] [337] [338] [339] [340] [341]
[342] [343] [344] [345] [346] [347] [348] [349] [350] [351] [352] [353]
[354] [355] [356] [357] [358] [359] [360] [361] [362] [363] [364] [365]
[366] [367] [368] [369] [370] [371] [372] [373] [374]
Chapter 10.
[375] [376] [377]
Underfull \vbox (badness 10000) detected at line 29689
Overfull \vbox (0.56999pt too high) detected at line 29689
[378]
Underfull \vbox (badness 10000) detected at line 29689
Overfull \vbox (0.56999pt too high) detected at line 29689
[379] [380] [381]
Underfull \vbox (badness 10000) detected at line 29846
Overfull \vbox (0.56999pt too high) detected at line 29846
[382] [383] [384]
Overfull \vbox (2.84741pt too high) detected at line 30048
[385]
Underfull \vbox (badness 10000) detected at line 30048
Overfull \vbox (0.56999pt too high) detected at line 30048
[386] [387]
Overfull \vbox (2.84741pt too high) detected at line 30149
[388] [389] [390] [391] [392] [393] [394]
Overfull \vbox (2.84741pt too high) detected at line 30674
[395] [396] [397] [398] [399] [400] [401] [402]
Overfull \vbox (2.84741pt too high) detected at line 31188
[403] [404] [405] [406] [407]
Overfull \vbox (2.84741pt too high) detected at line 31571
[408]
Overfull \vbox (2.84741pt too high) detected at line 31652
[409]
Overfull \vbox (2.84741pt too high) detected at line 31694
[410] [411] [412] [413] [414] [415] [416] [417] [418] [419] [420]
Underfull \vbox (badness 10000) detected at line 32478
Overfull \vbox (0.56999pt too high) detected at line 32478
[421] [422] [423] [424] [425] [426] [427] [428] [429] [430] [431] [432]
[433]
Underfull \vbox (badness 10000) detected at line 33352
Overfull \vbox (0.56999pt too high) detected at line 33352
[434] [435]
Underfull \vbox (badness 10000) detected at line 33496
Overfull \vbox (0.56999pt too high) detected at line 33496
[436] [437] [438] [439] [440] [441] [442] [443] [444] [445] [446]
Underfull \vbox (badness 10000) detected at line 34283
Overfull \vbox (0.56999pt too high) detected at line 34283
[447] [448] [449] [450] [451] [452] [453] [454] [455] [456] [457] [458]
[459] [460] [461] [462] [463] [464] [465] [466] [467] [468] [469] [470]
[471] [472] [473]
Overfull \vbox (2.84741pt too high) detected at line 36202
[474] [475] [476] [477]
Underfull \vbox (badness 10000) detected at line 36515
Overfull \vbox (0.56999pt too high) detected at line 36515
[478]
Underfull \vbox (badness 10000) detected at line 36515
Overfull \vbox (0.56999pt too high) detected at line 36515
[479] [480] [481] [482]
Underfull \vbox (badness 10000) detected at line 36843
Overfull \vbox (0.56999pt too high) detected at line 36843
[483]
Underfull \vbox (badness 10000) detected at line 36843
Overfull \vbox (0.56999pt too high) detected at line 36843
[484] [485] [486] [487]
Overfull \vbox (2.84741pt too high) detected at line 37248
[488]
Underfull \vbox (badness 10000) detected at line 37248
Overfull \vbox (0.56999pt too high) detected at line 37248
[489]
Underfull \vbox (badness 10000) detected at line 37248
Overfull \vbox (0.56999pt too high) detected at line 37248
[490]
Underfull \vbox (badness 10000) detected at line 37248
Overfull \vbox (0.56999pt too high) detected at line 37248
[491] [492] [493] [494]
Overfull \vbox (2.84741pt too high) detected at line 37537
[495]
Underfull \vbox (badness 10000) detected at line 37537
Overfull \vbox (0.56999pt too high) detected at line 37537
[496]
Overfull \vbox (2.84741pt too high) detected at line 37606
[497]
Overfull \vbox (2.84741pt too high) detected at line 37734
[498]
Underfull \vbox (badness 10000) detected at line 37734
Overfull \vbox (0.56999pt too high) detected at line 37734
[499] [500] [501] [502] [503] [504]
Underfull \vbox (badness 10000) detected at line 38123
Overfull \vbox (0.56999pt too high) detected at line 38123
[505]
Overfull \vbox (2.84741pt too high) detected at line 38207
[506]
Overfull \vbox (2.84741pt too high) detected at line 38315
[507]
Underfull \vbox (badness 10000) detected at line 38315
Overfull \vbox (0.56999pt too high) detected at line 38315
[508]
Overfull \vbox (2.84741pt too high) detected at line 38414
[509]
Underfull \vbox (badness 10000) detected at line 38414
Overfull \vbox (0.56999pt too high) detected at line 38414
[510]
Overfull \vbox (2.84741pt too high) detected at line 38493
[511]
Overfull \vbox (2.84741pt too high) detected at line 38670
[512]
Underfull \vbox (badness 10000) detected at line 38670
Overfull \vbox (0.56999pt too high) detected at line 38670
[513]
Underfull \vbox (badness 10000) detected at line 38670
Overfull \vbox (0.56999pt too high) detected at line 38670
[514]
Underfull \vbox (badness 10000) detected at line 38670
Overfull \vbox (0.56999pt too high) detected at line 38670
[515]
Overfull \vbox (2.84741pt too high) detected at line 38777
[516] [517] [518]
Underfull \vbox (badness 10000) detected at line 38954
Overfull \vbox (0.56999pt too high) detected at line 38954
[519]
Underfull \vbox (badness 10000) detected at line 38954
Overfull \vbox (0.56999pt too high) detected at line 38954
[520]
Overfull \vbox (2.84741pt too high) detected at line 39115
[521]
Underfull \vbox (badness 10000) detected at line 39115
Overfull \vbox (0.56999pt too high) detected at line 39115
[522]
Underfull \vbox (badness 10000) detected at line 39115
Overfull \vbox (0.56999pt too high) detected at line 39115
[523]
Overfull \vbox (2.84741pt too high) detected at line 39247
[524]
Underfull \vbox (badness 10000) detected at line 39247
Overfull \vbox (0.56999pt too high) detected at line 39247
[525]
Overfull \vbox (2.84741pt too high) detected at line 39346
[526]
Underfull \vbox (badness 10000) detected at line 39346
Overfull \vbox (0.56999pt too high) detected at line 39346
[527]
Overfull \vbox (2.84741pt too high) detected at line 39541
[528]
Underfull \vbox (badness 10000) detected at line 39541
Overfull \vbox (0.56999pt too high) detected at line 39541
[529]
Underfull \vbox (badness 10000) detected at line 39541
Overfull \vbox (0.56999pt too high) detected at line 39541
[530] [531] [532]
Underfull \vbox (badness 10000) detected at line 39661
Overfull \vbox (0.56999pt too high) detected at line 39661
[533] [534]
Underfull \vbox (badness 10000) detected at line 39789
Overfull \vbox (0.56999pt too high) detected at line 39789
[535]
Overfull \vbox (2.84741pt too high) detected at line 39970
[536]
Underfull \vbox (badness 10000) detected at line 39970
Overfull \vbox (0.56999pt too high) detected at line 39970
[537]
Underfull \vbox (badness 10000) detected at line 39970
Overfull \vbox (0.56999pt too high) detected at line 39970
[538] [539] [540]
Underfull \vbox (badness 10000) detected at line 40144
Overfull \vbox (0.56999pt too high) detected at line 40144
[541]
Underfull \vbox (badness 10000) detected at line 40144
Overfull \vbox (0.56999pt too high) detected at line 40144
[542]
Overfull \vbox (2.84741pt too high) detected at line 40293
[543]
Underfull \vbox (badness 10000) detected at line 40293
Overfull \vbox (0.56999pt too high) detected at line 40293
[544] [545] [546]
Underfull \vbox (badness 10000) detected at line 40451
Overfull \vbox (0.56999pt too high) detected at line 40451
[547] [548] [549]
Underfull \vbox (badness 10000) detected at line 40614
Overfull \vbox (0.56999pt too high) detected at line 40614
[550] [551] [552] [553] [554]
Underfull \vbox (badness 10000) detected at line 40942
Overfull \vbox (0.56999pt too high) detected at line 40942
[555]
Underfull \vbox (badness 10000) detected at line 40942
Overfull \vbox (0.56999pt too high) detected at line 40942
[556] [557] [558] [559]
Underfull \vbox (badness 10000) detected at line 41194
Overfull \vbox (0.56999pt too high) detected at line 41194
[560]
Underfull \vbox (badness 10000) detected at line 41194
Overfull \vbox (0.56999pt too high) detected at line 41194
[561] [562] [563]
Underfull \vbox (badness 10000) detected at line 41379
Overfull \vbox (0.56999pt too high) detected at line 41379
[564] [565] [566]
Overfull \vbox (2.84741pt too high) detected at line 41668
[567]
Underfull \vbox (badness 10000) detected at line 41668
Overfull \vbox (0.56999pt too high) detected at line 41668
[568] [569]
Overfull \vbox (2.84741pt too high) detected at line 41814
[570] [571] [572] [573] [574] [575] [576]
Underfull \vbox (badness 10000) detected at line 42339
Overfull \vbox (0.56999pt too high) detected at line 42339
[577]
Underfull \vbox (badness 10000) detected at line 42339
Overfull \vbox (0.56999pt too high) detected at line 42339
[578]
Underfull \vbox (badness 10000) detected at line 42339
Overfull \vbox (0.56999pt too high) detected at line 42339
[579]
Overfull \vbox (2.84741pt too high) detected at line 42389
[580] [581] [582] [583] [584]
Underfull \vbox (badness 10000) detected at line 42835
Overfull \vbox (0.56999pt too high) detected at line 42835
[585]
Underfull \vbox (badness 10000) detected at line 42835
Overfull \vbox (0.56999pt too high) detected at line 42835
[586]
Underfull \vbox (badness 10000) detected at line 42835
Overfull \vbox (0.56999pt too high) detected at line 42835
[587] [588] [589]
Underfull \vbox (badness 10000) detected at line 43060
Overfull \vbox (0.56999pt too high) detected at line 43060
[590]
Underfull \vbox (badness 10000) detected at line 43060
Overfull \vbox (0.56999pt too high) detected at line 43060
[591]
Overfull \vbox (2.84741pt too high) detected at line 43089
[592] [593]
Overfull \vbox (2.84741pt too high) detected at line 43267
[594] [595] [596] [597] [598] [599] [600]
Underfull \hbox (badness 5652) in paragraph at lines 43550--43552
\T1/lmr/m/n/10 (rtl) syn-the-sis. \T1/lmr/m/it/10 IEEE Std 1076.6-2004 (Re-vi-s
ion of IEEE Std 1076.6-1999)\T1/lmr/m/n/10 , 2004.
Underfull \hbox (badness 7685) in paragraph at lines 43553--43555
[]\T1/lmr/m/n/10 IEEE Stan-dards As-so-ci-a-tion and oth-ers. Ieee stan-dard fo
r ver-ilog hard-ware de-
Underfull \hbox (badness 5022) in paragraph at lines 43553--43555
\T1/lmr/m/n/10 scrip-tion lan-guage. \T1/lmr/m/it/10 IEEE Std 1364-2005 (Re-vi-
sion of IEEE Std 1364-2001)\T1/lmr/m/n/10 , 2006.
[601] [602] [603] [604]
Underfull \hbox (badness 10000) in paragraph at lines 43858--43859
[]\T1/lmtt/m/n/10 write_functional_cxx
Underfull \hbox (badness 10000) in paragraph at lines 43859--43860
[]\T1/lmtt/m/n/10 write_functional_rosette
Underfull \hbox (badness 10000) in paragraph at lines 43860--43861
[]\T1/lmtt/m/n/10 write_functional_smt2
[605] [606] [607] [608] [609] [610] [611] [612] [613] [614] [615]
(./yosyshqyosys.ind)
Package sphinx Warning: The package pict2e is required for rounded boxes.
(sphinx)                As it does not seem to be available on your system,
(sphinx)                options setting radii have all been ignored.
Package sphinx Warning: The package ellipse is required for elliptical corners.
(sphinx)                As it does not seem to be available on your system,
(sphinx)                all non-straight corners have used circle arcs..
(./yosyshqyosys.aux) )
(see the transcript file for additional information)</usr/share/texlive/texmf-d
ist/fonts/type1/public/amsfonts/cm/cmr12.pfb></usr/share/texlive/texmf-dist/fon
ts/type1/public/amsfonts/cm/cmr6.pfb></usr/share/texlive/texmf-dist/fonts/type1
/public/amsfonts/cm/cmtt12.pfb></usr/share/texlive/texmf-dist/fonts/type1/publi
c/lm/lmb10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmbo10.pfb>
</usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmcsc10.pfb></usr/share/te
xlive/texmf-dist/fonts/type1/public/lm/lmmi10.pfb></usr/share/texlive/texmf-dis
t/fonts/type1/public/lm/lmmi5.pfb></usr/share/texlive/texmf-dist/fonts/type1/pu
blic/lm/lmr10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmr5.pfb
></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmr6.pfb></usr/share/texl
ive/texmf-dist/fonts/type1/public/lm/lmr7.pfb></usr/share/texlive/texmf-dist/fo
nts/type1/public/lm/lmr8.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/
lm/lmri10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmss10.pfb><
/usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmss12.pfb></usr/share/texl
ive/texmf-dist/fonts/type1/public/lm/lmssbo10.pfb></usr/share/texlive/texmf-dis
t/fonts/type1/public/lm/lmssbx10.pfb></usr/share/texlive/texmf-dist/fonts/type1
/public/lm/lmsy10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmsy
5.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/lmtk10.pfb></usr/sha
re/texlive/texmf-dist/fonts/type1/public/lm/lmtko10.pfb></usr/share/texlive/tex
mf-dist/fonts/type1/public/lm/lmtt10.pfb></usr/share/texlive/texmf-dist/fonts/t
ype1/public/lm/lmtt8.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/lm/l
mtti10.pfb>
Output written on yosyshqyosys.pdf (627 pages, 3252816 bytes).
Transcript written on yosyshqyosys.log.
Latexmk: Getting log file 'yosyshqyosys.log'
Latexmk: Examining 'yosyshqyosys.fls'
Latexmk: Examining 'yosyshqyosys.log'
Latexmk: Index file 'yosyshqyosys.idx' was written
Latexmk: Log file says output to 'yosyshqyosys.pdf'
Have index file 'yosyshqyosys.idx', yosyshqyosys.ind yosyshqyosys
Latexmk: All targets (yosyshqyosys.pdf) are up-to-date
make[2]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs/build/latex'
pdflatex finished; the PDF files are in build/latex.
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/docs'
++ stat -c %y debian/man/yosys-smtbmc.txt
++ cut '-d ' -f1
+ date=2023-08-27
+ txt2man -d 2023-08-27 -t YOSYS-SMTBMC debian/man/yosys-smtbmc.txt
+ RPM_EC=0
++ jobs -p
+ exit 0
Executing(%install): /bin/sh -e /var/tmp/rpm-tmp.Xj86dY
+ umask 022
+ cd /builddir/build/BUILD/yosys-0.47-build
+ '[' /builddir/build/BUILD/yosys-0.47-build/BUILDROOT '!=' / ']'
+ rm -rf /builddir/build/BUILD/yosys-0.47-build/BUILDROOT
++ dirname /builddir/build/BUILD/yosys-0.47-build/BUILDROOT
+ mkdir -p /builddir/build/BUILD/yosys-0.47-build
+ mkdir /builddir/build/BUILD/yosys-0.47-build/BUILDROOT
+ CFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection '
+ export CFLAGS
+ CXXFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection '
+ export CXXFLAGS
+ FFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -I/usr/lib64/gfortran/modules '
+ export FFLAGS
+ FCFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -I/usr/lib64/gfortran/modules '
+ export FCFLAGS
+ VALAFLAGS=-g
+ export VALAFLAGS
+ RUSTFLAGS='-Copt-level=3 -Cdebuginfo=2 -Ccodegen-units=1 -Cstrip=none -Clink-arg=-specs=/usr/lib/rpm/redhat/redhat-package-notes --cap-lints=warn'
+ export RUSTFLAGS
+ LDFLAGS='-Wl,-z,relro -Wl,--as-needed  -Wl,-z,pack-relative-relocs -Wl,-z,now -specs=/usr/lib/rpm/redhat/redhat-hardened-ld -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -Wl,--build-id=sha1 -specs=/usr/lib/rpm/redhat/redhat-package-notes '
+ export LDFLAGS
+ LT_SYS_LIBRARY_PATH=/usr/lib64:
+ export LT_SYS_LIBRARY_PATH
+ CC=gcc
+ export CC
+ CXX=g++
+ export CXX
+ cd yosys-f20f913223c42fce6ecc4382b281cf67952e0a72
+ /usr/bin/make install DESTDIR=/builddir/build/BUILD/yosys-0.47-build/BUILDROOT 'INSTALL=/usr/bin/install -p' PREFIX=/usr ABCEXTERNAL=/usr/bin/abc STRIP=/bin/true
[Makefile.conf] CONFIG := gcc
mkdir -p /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/bin
cp yosys yosys-config yosys-filterlib yosys-smtbmc yosys-witness /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/bin
/bin/true -S /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/bin/yosys
/bin/true /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/bin/yosys-filterlib
mkdir -p /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys
cp -r share/. /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/.
+ install -d -m0755 /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/include
+ mv /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/include /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/include/yosys
+ install -d -m0755 /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/man/man1
+ install -m 0644 yosys-smtbmc.1 debian/yosys.1 debian/yosys-config.1 debian/yosys-filterlib.1 /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/man/man1
+ install -d -m0755 /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/doc/yosys
+ install -m 0644 docs/build/latex/yosyshqyosys.pdf /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/doc/yosys
+ [[ /usr/bin/python3 =~  - ]]
+ clamp_source_mtime /usr/bin/python3 /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3
+ python_binary='env /usr/bin/python3'
+ bytecode_compilation_path=/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3
+ PYTHONPATH=/usr/lib/rpm/redhat
+ env /usr/bin/python3 -s -B -m clamp_source_mtime /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3
Listing '/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3'...
Clamping mtime of '/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3/smtio.py'
Clamping mtime of '/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3/ywio.py'
++ /usr/bin/python3 -c 'import sys; sys.stdout.write('\''{0.major}{0.minor}'\''.format(sys.version_info))'
+ python_version=313
+ '[' 313 -ge 39 ']'
+ py39_byte_compile /usr/bin/python3 /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3
+ python_binary='env PYTHONHASHSEED=0 /usr/bin/python3'
+ bytecode_compilation_path=/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3
+ env PYTHONHASHSEED=0 /usr/bin/python3 -s -B -m compileall -j8 -o 0 -o 1 -s /builddir/build/BUILD/yosys-0.47-build/BUILDROOT -p / --hardlink-dupes --invalidation-mode=timestamp /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3
Listing '/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3'...
Compiling '/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3/smtio.py'...
Compiling '/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3/ywio.py'...
+ /usr/bin/find-debuginfo -j8 --strict-build-id -m -i --build-id-seed 0.47-1.20241110gitf20f913.fc42 --unique-debug-suffix -0.47-1.20241110gitf20f913.fc42.ppc64le --unique-debug-src-base yosys-0.47-1.20241110gitf20f913.fc42.ppc64le --run-dwz --dwz-low-mem-die-limit 10000000 --dwz-max-die-limit 50000000 -S debugsourcefiles.list /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72
find-debuginfo: starting
Extracting debug info from 2 files
DWARF-compressing 2 files
dwz: Too few files for multifile optimization
sepdebugcrcfix: Updated 2 CRC32s, 0 CRC32s did match.
Creating .debug symlinks for symlinks to ELF files
Copying sources found by 'debugedit -l' to /usr/src/debug/yosys-0.47-1.20241110gitf20f913.fc42.ppc64le
find-debuginfo: done
+ /usr/lib/rpm/check-buildroot
+ /usr/lib/rpm/redhat/brp-ldconfig
+ /usr/lib/rpm/brp-compress
+ /usr/lib/rpm/redhat/brp-strip-lto /usr/bin/strip
+ /usr/lib/rpm/brp-strip-static-archive /usr/bin/strip
+ /usr/lib/rpm/check-rpaths
+ /usr/lib/rpm/redhat/brp-mangle-shebangs
mangling shebang in /usr/bin/yosys-config from /usr/bin/env bash to #!/usr/bin/bash
+ /usr/lib/rpm/brp-remove-la-files
+ env /usr/lib/rpm/redhat/brp-python-bytecompile '' 1 0 -j8
+ /usr/lib/rpm/redhat/brp-python-hardlink
+ /usr/bin/add-determinism --brp -j8 /builddir/build/BUILD/yosys-0.47-build/BUILDROOT
/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3/__pycache__/ywio.cpython-313.opt-1.pyc: replacing with normalized version
/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3/__pycache__/ywio.cpython-313.pyc: replacing with normalized version
/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3/__pycache__/smtio.cpython-313.opt-1.pyc: replacing with normalized version
/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/yosys/python3/__pycache__/smtio.cpython-313.pyc: replacing with normalized version
Scanned 141 directories and 737 files,
               processed 4 inodes,
               4 modified (4 replaced + 0 rewritten),
               0 unsupported format, 0 errors
Reading /builddir/build/BUILD/yosys-0.47-build/SPECPARTS/rpm-debuginfo.specpart
Executing(%check): /bin/sh -e /var/tmp/rpm-tmp.YcGUta
+ umask 022
+ cd /builddir/build/BUILD/yosys-0.47-build
+ CFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection '
+ export CFLAGS
+ CXXFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Werror=format-security -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection '
+ export CXXFLAGS
+ FFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -I/usr/lib64/gfortran/modules '
+ export FFLAGS
+ FCFLAGS='-O2 -flto=auto -ffat-lto-objects -fexceptions -g -grecord-gcc-switches -pipe -Wall -Wp,-U_FORTIFY_SOURCE,-D_FORTIFY_SOURCE=3 -Wp,-D_GLIBCXX_ASSERTIONS -specs=/usr/lib/rpm/redhat/redhat-hardened-cc1 -fstack-protector-strong -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -I/usr/lib64/gfortran/modules '
+ export FCFLAGS
+ VALAFLAGS=-g
+ export VALAFLAGS
+ RUSTFLAGS='-Copt-level=3 -Cdebuginfo=2 -Ccodegen-units=1 -Cstrip=none -Clink-arg=-specs=/usr/lib/rpm/redhat/redhat-package-notes --cap-lints=warn'
+ export RUSTFLAGS
+ LDFLAGS='-Wl,-z,relro -Wl,--as-needed  -Wl,-z,pack-relative-relocs -Wl,-z,now -specs=/usr/lib/rpm/redhat/redhat-hardened-ld -specs=/usr/lib/rpm/redhat/redhat-annobin-cc1  -Wl,--build-id=sha1 -specs=/usr/lib/rpm/redhat/redhat-package-notes '
+ export LDFLAGS
+ LT_SYS_LIBRARY_PATH=/usr/lib64:
+ export LT_SYS_LIBRARY_PATH
+ CC=gcc
+ export CC
+ CXX=g++
+ export CXX
+ cd yosys-f20f913223c42fce6ecc4382b281cf67952e0a72
+ make test ABCEXTERNAL=/usr/bin/abc SEED=314159265359
[Makefile.conf] CONFIG := gcc
cd tests/simple && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/simple'
+ gcc -Wall -o /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/tools/cmp_tbdata /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/tools/cmp_tbdata.c
Test: arrays02 -> ok
Test: arrays03 -> ok
Test: asgn_binop -> ok
Test: case_expr_extend -> ok
Test: case_expr_query -> ok
Test: defvalue -> ok
Test: implicit_ports -> ok
Test: lesser_size_cast -> ok
Test: local_loop_var -> ok
Test: macro_arg_spaces -> ok
Test: matching_end_labels -> ok
Test: memwr_port_connection -> ok
Test: unnamed_block_decl -> ok
Test: aes_kexp128 -> ok
Test: always01 -> ok
Test: always02 -> ok
Test: always03 -> ok
Test: arraycells -> ok
Test: arrays01 -> ok
Test: attrib01_module -> ok
Test: attrib02_port_decl -> ok
Test: attrib03_parameter -> ok
Test: attrib04_net_var -> ok
Test: attrib06_operator_suffix -> ok
Test: attrib08_mod_inst -> ok
Test: attrib09_case -> ok
Test: carryadd -> ok
Test: case_expr_const -> ok
Test: case_expr_non_const -> ok
Test: case_large -> ok
Test: const_branch_finish -> ok
Test: const_fold_func -> ok
Test: const_func_shadow -> ok
Test: constmuldivmod -> ok
Test: constpower -> ok
Test: dff_different_styles -> ok
Test: dff_init -> ok
Test: dynslice -> ok
Test: fiedler-cooley -> ok
Test: forgen01 -> ok
Test: forgen02 -> ok
Test: forloops -> ok
Test: fsm -> ok
Test: func_block -> ok
Test: func_recurse -> ok
Test: func_width_scope -> ok
Test: genblk_collide -> ok
Test: genblk_dive -> ok
Test: genblk_order -> ok
Test: genblk_port_shadow -> ok
Test: generate -> ok
Test: graphtest -> ok
Test: hierarchy -> ok
Test: hierdefparam -> ok
Test: i2c_master_tests -> ok
Test: ifdef_1 -> ok
Test: ifdef_2 -> ok
Test: localparam_attr -> ok
Test: loop_prefix_case -> ok
Test: loop_var_shadow -> ok
Test: loops -> ok
Test: macro_arg_surrounding_spaces -> ok
Test: macros -> ok
Test: mem2reg -> ok
Test: mem2reg_bounds_tern -> ok
Test: mem_arst -> ok
Test: memory -> ok
Test: module_scope -> ok
Test: module_scope_case -> ok
Test: module_scope_func -> ok
Test: multiplier -> ok
Test: muxtree -> ok
Test: named_genblk -> ok
Test: nested_genblk_resolve -> ok
Test: omsp_dbg_uart -> ok
Test: operators -> ok
Test: param_attr -> ok
Test: paramods -> ok
Test: partsel -> ok
Test: process -> ok
Test: realexpr -> ok
Test: repwhile -> ok
Test: retime -> ok
Test: rotate -> ok
Test: scopes -> ok
Test: sign_part_assign -> ok
Test: signed_full_slice -> ok
Test: signedexpr -> ok
Test: sincos -> ok
Test: specify -> ok
Test: string_format -> ok
Test: subbytes -> ok
Test: task_func -> ok
Test: undef_eqx_nex -> ok
Test: usb_phy_tests -> ok
Test: values -> ok
Test: verilog_primitives -> ok
Test: vloghammer -> ok
Test: wandwor -> ok
Test: wreduce -> ok
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/simple'
cd tests/simple_abc9 && bash run-test.sh "-S 314159265359"
ls: cannot access '*.sv': No such file or directory
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/simple_abc9'
Test: abc9 -> ok
Test: aes_kexp128 -> ok
Test: always01 -> ok
Test: always02 -> ok
Test: always03 -> ok
Test: arraycells -> ok
Test: arrays01 -> ok
Test: attrib01_module -> ok
Test: attrib02_port_decl -> ok
Test: attrib03_parameter -> ok
Test: attrib04_net_var -> ok
Test: attrib06_operator_suffix -> ok
Test: attrib08_mod_inst -> ok
Test: attrib09_case -> ok
Test: carryadd -> ok
Test: case_expr_const -> ok
Test: case_expr_non_const -> ok
Test: case_large -> ok
Test: const_branch_finish -> ok
Test: const_fold_func -> ok
Test: const_func_shadow -> ok
Test: constmuldivmod -> ok
Test: constpower -> ok
Test: dff_different_styles -> ok
Test: dff_init -> ok
Test: dynslice -> ok
Test: fiedler-cooley -> ok
Test: forgen01 -> ok
Test: forgen02 -> ok
Test: forloops -> ok
Test: fsm -> ok
Test: func_block -> ok
Test: func_recurse -> ok
Test: func_width_scope -> ok
Test: genblk_collide -> ok
Test: genblk_dive -> ok
Test: genblk_order -> ok
Test: genblk_port_shadow -> ok
Test: generate -> ok
Test: graphtest -> ok
Test: hierarchy -> ok
Test: hierdefparam -> ok
Test: i2c_master_tests -> ok
Test: ifdef_1 -> ok
Test: ifdef_2 -> ok
Test: localparam_attr -> ok
Test: loop_prefix_case -> ok
Test: loop_var_shadow -> ok
Test: loops -> ok
Test: macro_arg_surrounding_spaces -> ok
Test: macros -> ok
Test: mem2reg -> ok
Test: mem2reg_bounds_tern -> ok
Test: mem_arst -> ok
Test: memory -> ok
Test: module_scope -> ok
Test: module_scope_case -> ok
Test: module_scope_func -> ok
Test: multiplier -> ok
Test: muxtree -> ok
Test: named_genblk -> ok
Test: nested_genblk_resolve -> ok
Test: omsp_dbg_uart -> ok
Test: operators -> ok
Test: param_attr -> ok
Test: paramods -> ok
Test: partsel -> ok
Test: process -> ok
Test: realexpr -> ok
Test: repwhile -> ok
Test: retime -> ok
Test: rotate -> ok
Test: scopes -> ok
Test: sign_part_assign -> ok
Test: signed_full_slice -> ok
Test: signedexpr -> ok
Test: sincos -> ok
Test: string_format -> ok
Test: subbytes -> ok
Test: task_func -> ok
Test: undef_eqx_nex -> ok
Test: usb_phy_tests -> ok
Test: values -> ok
Test: verilog_primitives -> ok
Test: vloghammer -> ok
Test: wandwor -> ok
Test: wreduce -> ok
Test: arrays02 -> ok
Test: arrays03 -> ok
Test: asgn_binop -> ok
Test: case_expr_extend -> ok
Test: case_expr_query -> ok
Test: defvalue -> ok
Test: implicit_ports -> ok
Test: lesser_size_cast -> ok
Test: local_loop_var -> ok
Test: macro_arg_spaces -> ok
Test: matching_end_labels -> ok
Test: memwr_port_connection -> ok
Test: unnamed_block_decl -> ok
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/simple_abc9'
cd tests/hana && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/hana'
Test: test_intermout -> ok
Test: test_parse2synthtrans -> ok
Test: test_parser -> ok
Test: test_simulation_always -> ok
Test: test_simulation_and -> ok
Test: test_simulation_buffer -> ok
Test: test_simulation_decoder -> ok
Test: test_simulation_inc -> ok
Test: test_simulation_mux -> ok
Test: test_simulation_nand -> ok
Test: test_simulation_nor -> ok
Test: test_simulation_or -> ok
Test: test_simulation_seq -> ok
Test: test_simulation_shifter -> ok
Test: test_simulation_sop -> ok
Test: test_simulation_techmap -> ok
Test: test_simulation_techmap_tech -> ok
Test: test_simulation_vlib -> ok
Test: test_simulation_xnor -> ok
Test: test_simulation_xor -> ok
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/hana'
cd tests/asicworld && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/asicworld'
Test: code_hdl_models_GrayCounter -> ok
Test: code_hdl_models_arbiter -> ok
Test: code_hdl_models_cam -> ok
Test: code_hdl_models_clk_div -> ok
Test: code_hdl_models_clk_div_45 -> ok
Test: code_hdl_models_d_ff_gates -> ok
Test: code_hdl_models_d_latch_gates -> ok
Test: code_hdl_models_decoder_2to4_gates -> ok
Test: code_hdl_models_decoder_using_assign -> ok
Test: code_hdl_models_decoder_using_case -> ok
Test: code_hdl_models_dff_async_reset -> ok
Test: code_hdl_models_dff_sync_reset -> ok
Test: code_hdl_models_encoder_4to2_gates -> ok
Test: code_hdl_models_encoder_using_case -> ok
Test: code_hdl_models_encoder_using_if -> ok
Test: code_hdl_models_full_adder_gates -> ok
Test: code_hdl_models_full_subtracter_gates -> ok
Test: code_hdl_models_gray_counter -> ok
Test: code_hdl_models_half_adder_gates -> ok
Test: code_hdl_models_lfsr -> ok
Test: code_hdl_models_lfsr_updown -> ok
Test: code_hdl_models_mux_2to1_gates -> ok
Test: code_hdl_models_mux_using_assign -> ok
Test: code_hdl_models_mux_using_case -> ok
Test: code_hdl_models_mux_using_if -> ok
Test: code_hdl_models_one_hot_cnt -> ok
Test: code_hdl_models_parallel_crc -> ok
Test: code_hdl_models_parity_using_assign -> ok
Test: code_hdl_models_parity_using_bitwise -> ok
Test: code_hdl_models_parity_using_function -> ok
Test: code_hdl_models_pri_encoder_using_assign -> ok
Test: code_hdl_models_rom_using_case -> ok
Test: code_hdl_models_serial_crc -> ok
Test: code_hdl_models_tff_async_reset -> ok
Test: code_hdl_models_tff_sync_reset -> ok
Test: code_hdl_models_uart -> ok
Test: code_hdl_models_up_counter -> ok
Test: code_hdl_models_up_counter_load -> ok
Test: code_hdl_models_up_down_counter -> ok
Test: code_specman_switch_fabric -> ok
Test: code_tidbits_asyn_reset -> ok
Test: code_tidbits_blocking -> ok
Test: code_tidbits_fsm_using_always -> ok
Test: code_tidbits_fsm_using_function -> ok
Test: code_tidbits_fsm_using_single_always -> ok
Test: code_tidbits_nonblocking -> ok
Test: code_tidbits_reg_combo_example -> ok
Test: code_tidbits_reg_seq_example -> ok
Test: code_tidbits_syn_reset -> ok
Test: code_tidbits_wire_example -> ok
Test: code_verilog_tutorial_addbit -> ok
Test: code_verilog_tutorial_always_example -> ok
Test: code_verilog_tutorial_bus_con -> ok
Test: code_verilog_tutorial_comment -> ok
Test: code_verilog_tutorial_counter -> ok
Test: code_verilog_tutorial_d_ff -> ok
Test: code_verilog_tutorial_decoder -> ok
Test: code_verilog_tutorial_decoder_always -> ok
Test: code_verilog_tutorial_escape_id -> ok
Test: code_verilog_tutorial_explicit -> ok
Test: code_verilog_tutorial_first_counter -> ok
Test: code_verilog_tutorial_flip_flop -> ok
Test: code_verilog_tutorial_fsm_full -> ok
Test: code_verilog_tutorial_good_code -> ok
Test: code_verilog_tutorial_if_else -> ok
Test: code_verilog_tutorial_multiply -> ok
Test: code_verilog_tutorial_mux_21 -> ok
Test: code_verilog_tutorial_n_out_primitive -> ok
Test: code_verilog_tutorial_parallel_if -> ok
Test: code_verilog_tutorial_parity -> ok
Test: code_verilog_tutorial_simple_function -> ok
Test: code_verilog_tutorial_simple_if -> ok
Test: code_verilog_tutorial_task_global -> ok
Test: code_verilog_tutorial_tri_buf -> ok
Test: code_verilog_tutorial_v2k_reg -> ok
Test: code_verilog_tutorial_which_clock -> ok
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/asicworld'
# +cd tests/realmath && bash run-test.sh "-S 314159265359"
cd tests/share && bash run-test.sh "-S 314159265359"
generating tests..
PRNG seed: 314159265359
running tests..
[0][1][2][3][4][5][6][7][8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23][24][25][26][27][28][29][30][31][32][33][34][35][36][37][38][39][40][41][42][43][44][45][46][47][48][49][50][51][52][53][54][55][56][57][58][59][60][61][62][63][64][65][66][67][68][69][70][71][72][73][74][75][76][77][78][79][80][81][82][83][84][85][86][87][88][89][90][91][92][93][94][95][96][97][98][99]
cd tests/opt_share && bash run-test.sh "-S 314159265359"
generating tests..
PRNG seed: 314159265359
running tests..
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/opt_share'
[0][1][2][3][4][5][6][7][8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23][24][25][26][27][28][29][30][31][32][33][34][35][36][37][38][39][40][41][42][43][44][45][46][47][48][49][50][51][52][53][54][55][56][57][58][59][60][61][62][63][64][65][66][67][68][69][70][71][72][73][74][75][76][77][78][79][80][81][82][83][84][85][86][87][88][89][90][91][92][93][94][95][96][97][98][99]make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/opt_share'
cd tests/fsm && bash run-test.sh "-S 314159265359"
generating tests..
PRNG seed: 314159265359
running tests..
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/fsm'
[0]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[1]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[2]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[3]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[4]K[5]K[6]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
T[7]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[8]K[9]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[10]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[11]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[12]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[13]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[14]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[15]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[16]K[17]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[18]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[19]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[20]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[21]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[22]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[23]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[24]K[25]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[26]K[27]K[28]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[29]K[30]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[31]K[32]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[33]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[34]K[35]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[36]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[37]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[38]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[39]K[40]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[41]K[42]K[43]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[44]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[45]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[46]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[47]K[48]Warning: Regarding the user-specified fsm_encoding attribute on gate.state:
    Users of state reg look like FSM recoding might result in larger circuit.
    Doesn't look like a proper FSM. Possible simulation-synthesis mismatch!
K[49]K
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/fsm'
cd tests/techmap && bash run-test.sh
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/techmap'
Passed abc9.ys
Warning: wire '\Q' is assigned in a block at <<EOT:9.5-9.11.
Warning: wire '\Q' is assigned in a block at <<EOT:11.5-11.11.
Passed adff2dff.ys
Passed aigmap.ys
Warning: Resizing cell port top.s0.f.j from 2 bits to 1 bits.
Passed autopurge.ys
Passed bmuxmap_pmux.ys
Passed booth.ys
Warning: Feature 'bufnorm' is experimental.
Passed bufnorm.ys
Passed bug2183.ys
Passed bug2321.ys
Passed bug2332.ys
Passed bug2759.ys
Passed bug2972.ys
Passed cellmatch.ys
Passed cellname.ys
Passed clkbufmap.ys
Passed clockgate.ys
Passed cmp2lcu.ys
Warning: wire '\Q' is assigned in a block at <<EOT:8.3-8.9.
Passed dff2ff.ys
Passed dffinit.ys
Passed dfflegalize_adff.ys
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adffe1_.ff1
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adffe1_.ff2
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adffe1_.ff3
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adff1_.ff1
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adff1_.ff2
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adffe1_.ff0
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adff1_.ff0
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adffe0_.ff1
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adffe0_.ff2
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adffe0_.ff3
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adff0_.ff1
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adff0_.ff2
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adffe0_.ff0
Warning: Emulating mismatched async reset and init with several FFs and a mux for top.adff0_.ff0
Warning: Emulating mismatched async reset and init with several FFs and a mux for adffe1.ff3
Warning: Emulating mismatched async reset and init with several FFs and a mux for adffe1.ff2
Warning: Emulating mismatched async reset and init with several FFs and a mux for adffe1.ff1
Warning: Emulating mismatched async reset and init with several FFs and a mux for adffe1.ff0
Warning: Emulating mismatched async reset and init with several FFs and a mux for adff1.ff2
Warning: Emulating mismatched async reset and init with several FFs and a mux for adff1.ff1
Warning: Emulating mismatched async reset and init with several FFs and a mux for adff1.ff0
Warning: Emulating mismatched async reset and init with several FFs and a mux for adffe0.ff3
Warning: Emulating mismatched async reset and init with several FFs and a mux for adffe0.ff2
Warning: Emulating mismatched async reset and init with several FFs and a mux for adffe0.ff1
Warning: Emulating mismatched async reset and init with several FFs and a mux for adffe0.ff0
Warning: Emulating mismatched async reset and init with several FFs and a mux for adff0.ff2
Warning: Emulating mismatched async reset and init with several FFs and a mux for adff0.ff1
Warning: Emulating mismatched async reset and init with several FFs and a mux for adff0.ff0
Passed dfflegalize_adff_init.ys
Passed dfflegalize_adlatch.ys
Warning: Emulating mismatched async reset and init with several latches and a mux for top.adlatch1_.ff1
Warning: Emulating mismatched async reset and init with several latches and a mux for top.adlatch1_.ff2
Warning: Emulating mismatched async reset and init with several latches and a mux for top.adlatch1_.ff0
Warning: Emulating mismatched async reset and init with several latches and a mux for top.adlatch0_.ff1
Warning: Emulating mismatched async reset and init with several latches and a mux for top.adlatch0_.ff2
Warning: Emulating mismatched async reset and init with several latches and a mux for top.adlatch0_.ff0
Warning: Emulating mismatched async reset and init with several latches and a mux for adlatch1.ff2
Warning: Emulating mismatched async reset and init with several latches and a mux for adlatch1.ff1
Warning: Emulating mismatched async reset and init with several latches and a mux for adlatch1.ff0
Warning: Emulating mismatched async reset and init with several latches and a mux for adlatch0.ff2
Warning: Emulating mismatched async reset and init with several latches and a mux for adlatch0.ff1
Warning: Emulating mismatched async reset and init with several latches and a mux for adlatch0.ff0
Passed dfflegalize_adlatch_init.ys
Passed dfflegalize_aldff.ys
Passed dfflegalize_aldff_init.ys
Passed dfflegalize_dff.ys
Passed dfflegalize_dff_init.ys
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre_.ff1
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre_.ff2
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre_.ff3
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre_.ff4
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr_.ff1
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr_.ff2
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr_.ff3
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre_.ff0
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr_.ff0
Warning: Emulating async set + reset with several FFs and a mux for dffsre.ff4
Warning: Emulating async set + reset with several FFs and a mux for dffsre.ff3
Warning: Emulating async set + reset with several FFs and a mux for dffsre.ff2
Warning: Emulating async set + reset with several FFs and a mux for dffsre.ff1
Warning: Emulating async set + reset with several FFs and a mux for dffsre.ff0
Warning: Emulating async set + reset with several FFs and a mux for dffsr.ff3
Warning: Emulating async set + reset with several FFs and a mux for dffsr.ff2
Warning: Emulating async set + reset with several FFs and a mux for dffsr.ff1
Warning: Emulating async set + reset with several FFs and a mux for dffsr.ff0
Passed dfflegalize_dffsr.ys
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre1_.ff1
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre1_.ff2
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre1_.ff3
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre1_.ff4
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre0_.ff1
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre0_.ff2
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre0_.ff3
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre0_.ff4
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr1_.ff1
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr1_.ff2
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr1_.ff3
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr0_.ff1
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr0_.ff2
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr0_.ff3
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre1_.ff0
Warning: Emulating async set + reset with several FFs and a mux for top.dffsre0_.ff0
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr1_.ff0
Warning: Emulating async set + reset with several FFs and a mux for top.dffsr0_.ff0
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre1_.ff1 [$_DFFSRE_PPPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre1_.ff2 [$_DFFSRE_PPNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre1_.ff3 [$_DFFSRE_PNPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre1_.ff4 [$_DFFSRE_NPPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsr1_.ff1 [$_DFFSR_PPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsr1_.ff2 [$_DFFSR_PNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsr1_.ff3 [$_DFFSR_NPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre1_.ff0 [$_DFFSRE_PPPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsr1_.ff0 [$_DFFSR_PPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre0_.ff1 [$_DFFSRE_PPPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre0_.ff2 [$_DFFSRE_PPNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre0_.ff3 [$_DFFSRE_PNPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre0_.ff4 [$_DFFSRE_NPPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsr0_.ff1 [$_DFFSR_PPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsr0_.ff2 [$_DFFSR_PNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsr0_.ff3 [$_DFFSR_NPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsre0_.ff0 [$_DFFSRE_PPPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dffsr0_.ff0 [$_DFFSR_PPP_].
Warning: Emulating async set + reset with several FFs and a mux for dffsre1.ff4
Warning: Emulating async set + reset with several FFs and a mux for dffsre1.ff3
Warning: Emulating async set + reset with several FFs and a mux for dffsre1.ff2
Warning: Emulating async set + reset with several FFs and a mux for dffsre1.ff1
Warning: Emulating async set + reset with several FFs and a mux for dffsre1.ff0
Warning: Emulating async set + reset with several FFs and a mux for dffsre0.ff4
Warning: Emulating async set + reset with several FFs and a mux for dffsre0.ff3
Warning: Emulating async set + reset with several FFs and a mux for dffsre0.ff2
Warning: Emulating async set + reset with several FFs and a mux for dffsre0.ff1
Warning: Emulating async set + reset with several FFs and a mux for dffsre0.ff0
Warning: Emulating async set + reset with several FFs and a mux for dffsr1.ff3
Warning: Emulating async set + reset with several FFs and a mux for dffsr1.ff2
Warning: Emulating async set + reset with several FFs and a mux for dffsr1.ff1
Warning: Emulating async set + reset with several FFs and a mux for dffsr1.ff0
Warning: Emulating async set + reset with several FFs and a mux for dffsr0.ff3
Warning: Emulating async set + reset with several FFs and a mux for dffsr0.ff2
Warning: Emulating async set + reset with several FFs and a mux for dffsr0.ff1
Warning: Emulating async set + reset with several FFs and a mux for dffsr0.ff0
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre1.ff4 [$_DFFSRE_NPPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre1.ff3 [$_DFFSRE_PNPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre1.ff2 [$_DFFSRE_PPNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre1.ff1 [$_DFFSRE_PPPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre1.ff0 [$_DFFSRE_PPPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsr1.ff3 [$_DFFSR_NPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsr1.ff2 [$_DFFSR_PNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsr1.ff1 [$_DFFSR_PPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsr1.ff0 [$_DFFSR_PPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre0.ff4 [$_DFFSRE_NPPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre0.ff3 [$_DFFSRE_PNPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre0.ff2 [$_DFFSRE_PPNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre0.ff1 [$_DFFSRE_PPPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsre0.ff0 [$_DFFSRE_PPPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsr0.ff3 [$_DFFSR_NPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsr0.ff2 [$_DFFSR_PNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsr0.ff1 [$_DFFSR_PPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dffsr0.ff0 [$_DFFSR_PPP_].
Passed dfflegalize_dffsr_init.ys
Passed dfflegalize_dlatch.ys
Passed dfflegalize_dlatch_const.ys
Passed dfflegalize_dlatch_init.ys
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr.ff3
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr.ff2
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr.ff1
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr.ff0
Passed dfflegalize_dlatchsr.ys
Warning: Emulating async set + reset with several FFs and a mux for top.dlatchsr1_.ff1
Warning: Emulating async set + reset with several FFs and a mux for top.dlatchsr1_.ff2
Warning: Emulating async set + reset with several FFs and a mux for top.dlatchsr1_.ff3
Warning: Emulating async set + reset with several FFs and a mux for top.dlatchsr0_.ff1
Warning: Emulating async set + reset with several FFs and a mux for top.dlatchsr0_.ff2
Warning: Emulating async set + reset with several FFs and a mux for top.dlatchsr0_.ff3
Warning: Emulating async set + reset with several FFs and a mux for top.dlatchsr1_.ff0
Warning: Emulating async set + reset with several FFs and a mux for top.dlatchsr0_.ff0
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dlatchsr1_.ff1 [$_DLATCHSR_PPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dlatchsr1_.ff2 [$_DLATCHSR_PNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dlatchsr1_.ff3 [$_DLATCHSR_NPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dlatchsr1_.ff0 [$_DLATCHSR_PPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dlatchsr0_.ff1 [$_DLATCHSR_PPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dlatchsr0_.ff2 [$_DLATCHSR_PNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dlatchsr0_.ff3 [$_DLATCHSR_NPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.dlatchsr0_.ff0 [$_DLATCHSR_PPP_].
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr1.ff3
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr1.ff2
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr1.ff1
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr1.ff0
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr0.ff3
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr0.ff2
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr0.ff1
Warning: Emulating async set + reset with several FFs and a mux for dlatchsr0.ff0
Warning: Flipping D/Q/init and inserting priority fixup to legalize dlatchsr1.ff3 [$_DLATCHSR_NPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dlatchsr1.ff2 [$_DLATCHSR_PNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dlatchsr1.ff1 [$_DLATCHSR_PPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dlatchsr1.ff0 [$_DLATCHSR_PPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dlatchsr0.ff3 [$_DLATCHSR_NPP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dlatchsr0.ff2 [$_DLATCHSR_PNP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dlatchsr0.ff1 [$_DLATCHSR_PPN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize dlatchsr0.ff0 [$_DLATCHSR_PPP_].
Passed dfflegalize_dlatchsr_init.ys
Passed dfflegalize_inv.ys
Passed dfflegalize_mince.ys
Passed dfflegalize_minsrst.ys
Passed dfflegalize_sr.ys
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.sr1_.ff1 [$_SR_PN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.sr1_.ff2 [$_SR_NP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.sr1_.ff0 [$_SR_PP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.sr0_.ff1 [$_SR_PN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.sr0_.ff2 [$_SR_NP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize top.sr0_.ff0 [$_SR_PP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize sr1.ff2 [$_SR_NP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize sr1.ff1 [$_SR_PN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize sr1.ff0 [$_SR_PP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize sr0.ff2 [$_SR_NP_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize sr0.ff1 [$_SR_PN_].
Warning: Flipping D/Q/init and inserting priority fixup to legalize sr0.ff0 [$_SR_PP_].
Passed dfflegalize_sr_init.ys
Warning: Complex async reset for dff `\Q'.
Passed dfflibmap.ys
Passed dffunmap.ys
Passed extractinv.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:23)
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:58)
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:14)
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:18)
Passed iopadmap.ys
Passed kogge-stone.ys
Passed pmux2mux.ys
Passed shiftx2mux.ys
Passed techmap_chtype.ys
Passed techmap_replace.ys
Passed wireinit.ys
Passed zinit.ys
Passed mem_simple_4x1_runtest.sh
Passed recursive_runtest.sh
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/techmap'
cd tests/memories && bash run-test.sh "-A /usr/bin/abc" "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/memories'
Test: amber23_sram_byte_en -> ok
Test: firrtl_938 -> ok
Test: implicit_en -> ok
Test: issue00335 -> ok
Test: issue00710 -> ok
Test: no_implicit_en -> ok
Test: read_arst -> ok
Test: read_two_mux -> ok
Test: shared_ports -> ok
Test: simple_sram_byte_en -> ok
Test: trans_addr_enable -> ok
Test: trans_sdp -> ok
Test: trans_sp -> ok
Test: wide_all -> ok
Test: wide_read_async -> ok
Test: wide_read_mixed -> ok
Test: wide_read_sync -> ok
Test: wide_read_trans -> ok
Test: wide_thru_priority -> ok
Test: wide_write -> ok
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/memories'
egrep: warning: egrep is obsolescent; using grep -E
Testing expectations for amber23_sram_byte_en.v .. ok.
Testing expectations for implicit_en.v .. ok.
Testing expectations for issue00335.v .. ok.
Testing expectations for issue00710.v .. ok.
Testing expectations for no_implicit_en.v .. ok.
Testing expectations for read_arst.v .. ok.
Testing expectations for read_two_mux.v .. ok.
Testing expectations for shared_ports.v .. ok.
Testing expectations for simple_sram_byte_en.v .. ok.
Testing expectations for trans_addr_enable.v .. ok.
Testing expectations for trans_sdp.v .. ok.
Testing expectations for trans_sp.v .. ok.
Testing expectations for wide_all.v .. ok.
Testing expectations for wide_read_async.v .. ok.
Testing expectations for wide_read_mixed.v .. ok.
Testing expectations for wide_read_sync.v .. ok.
Testing expectations for wide_read_trans.v .. ok.
Testing expectations for wide_thru_priority.v .. ok.
Testing expectations for wide_write.v .. ok.
cd tests/memlib && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/memlib'
Test: t_async_big -> ok
Test: t_async_big_block -> ok
Test: t_async_small -> ok
Test: t_async_small_block -> ok
Test: t_sync_big -> ok
Test: t_sync_big_sdp -> ok
Test: t_sync_big_lut -> ok
Test: t_sync_small -> ok
Test: t_sync_small_block -> ok
Test: t_sync_small_block_attr -> ok
Test: t_init_lut_zeros_zero -> ok
Test: t_init_lut_zeros_any -> ok
Test: t_init_lut_val_zero -> ok
Test: t_init_lut_val_any -> ok
Test: t_init_lut_val_no_undef -> ok
Test: t_init_lut_val2_any -> ok
Test: t_init_lut_val2_no_undef -> ok
Test: t_init_lut_x_none -> ok
Test: t_init_lut_x_zero -> ok
Test: t_init_lut_x_any -> ok
Test: t_init_lut_x_no_undef -> ok
Test: t_ram_18b2B -> ok
Test: t_ram_9b1B -> ok
Test: t_ram_4b1B -> ok
Test: t_ram_2b1B -> ok
Test: t_ram_1b1B -> ok
Test: t_init_9b1B_zeros_zero -> ok
Test: t_init_9b1B_zeros_any -> ok
Test: t_init_9b1B_val_zero -> ok
Test: t_init_9b1B_val_any -> ok
Test: t_init_9b1B_val_no_undef -> ok
Test: t_init_13b2B_val_any -> ok
Test: t_init_18b2B_val_any -> ok
Test: t_init_18b2B_val_no_undef -> ok
Test: t_init_4b1B_x_none -> ok
Test: t_init_4b1B_x_zero -> ok
Test: t_init_4b1B_x_any -> ok
Test: t_init_4b1B_x_no_undef -> ok
Test: t_clock_a4_wANYrANYsFalse -> ok
Test: t_clock_a4_wANYrNEGsFalse -> ok
Test: t_clock_a4_wANYrPOSsFalse -> ok
Test: t_clock_a4_wNEGrANYsFalse -> ok
Test: t_clock_a4_wNEGrPOSsFalse -> ok
Test: t_clock_a4_wNEGrNEGsFalse -> ok
Test: t_clock_a4_wPOSrANYsFalse -> ok
Test: t_clock_a4_wPOSrNEGsFalse -> ok
Test: t_clock_a4_wPOSrPOSsFalse -> ok
Test: t_clock_a4_wANYrANYsTrue -> ok
Test: t_clock_a4_wNEGrPOSsTrue -> ok
Test: t_clock_a4_wNEGrNEGsTrue -> ok
Test: t_clock_a4_wPOSrNEGsTrue -> ok
Test: t_clock_a4_wPOSrPOSsTrue -> ok
Test: t_unmixed -> ok
Test: t_mixed_9_18 -> ok
Test: t_mixed_18_9 -> ok
Test: t_mixed_36_9 -> ok
Test: t_mixed_4_2 -> ok
Test: t_tdp -> ok
Test: t_sync_2clk -> ok
Test: t_sync_shared -> ok
Test: t_sync_2clk_shared -> ok
Test: t_sync_trans_old_old -> ok
Test: t_sync_trans_old_new -> ok
Test: t_sync_trans_old_none -> ok
Test: t_sync_trans_new_old -> ok
Test: t_sync_trans_new_new -> ok
Test: t_sync_trans_new_none -> ok
Test: t_sp_nc_none -> ok
Test: t_sp_new_none -> ok
Test: t_sp_old_none -> ok
Test: t_sp_nc_nc -> ok
Test: t_sp_new_nc -> ok
Test: t_sp_old_nc -> ok
Test: t_sp_nc_new -> ok
Test: t_sp_new_new -> ok
Test: t_sp_old_new -> ok
Test: t_sp_nc_old -> ok
Test: t_sp_new_old -> ok
Test: t_sp_old_old -> ok
Test: t_sp_nc_new_only -> ok
Test: t_sp_new_new_only -> ok
Test: t_sp_old_new_only -> ok
Test: t_sp_nc_new_only_be -> ok
Test: t_sp_new_new_only_be -> ok
Test: t_sp_old_new_only_be -> ok
Test: t_sp_nc_new_be -> ok
Test: t_sp_new_new_be -> ok
Test: t_sp_old_new_be -> ok
Test: t_sp_nc_old_be -> ok
Test: t_sp_new_old_be -> ok
Test: t_sp_old_old_be -> ok
Test: t_sp_nc_nc_be -> ok
Test: t_sp_new_nc_be -> ok
Test: t_sp_old_nc_be -> ok
Test: t_sp_nc_auto -> ok
Test: t_sp_new_auto -> ok
Test: t_sp_old_auto -> ok
Test: t_sp_nc_auto_be -> ok
Test: t_sp_new_auto_be -> ok
Test: t_sp_old_auto_be -> ok
Test: t_sp_init_x_x -> ok
Test: t_sp_init_x_x_re -> ok
Test: t_sp_init_x_x_ce -> ok
Test: t_sp_init_0_x -> ok
Test: t_sp_init_0_x_re -> ok
Test: t_sp_init_0_0 -> ok
Test: t_sp_init_0_0_re -> ok
Test: t_sp_init_0_any -> ok
Test: t_sp_init_0_any_re -> ok
Test: t_sp_init_v_x -> ok
Test: t_sp_init_v_x_re -> ok
Test: t_sp_init_v_0 -> ok
Test: t_sp_init_v_0_re -> ok
Test: t_sp_init_v_any -> ok
Test: t_sp_init_v_any_re -> ok
Test: t_sp_arst_x_x -> ok
Test: t_sp_arst_x_x_re -> ok
Test: t_sp_arst_0_x -> ok
Test: t_sp_arst_0_x_re -> ok
Test: t_sp_arst_0_0 -> ok
Test: t_sp_arst_0_0_re -> ok
Test: t_sp_arst_0_any -> ok
Test: t_sp_arst_0_any_re -> ok
Test: t_sp_arst_0_init -> ok
Test: t_sp_arst_0_init_re -> ok
Test: t_sp_arst_v_x -> ok
Test: t_sp_arst_v_x_re -> ok
Test: t_sp_arst_v_0 -> ok
Test: t_sp_arst_v_0_re -> ok
Test: t_sp_arst_v_any -> ok
Test: t_sp_arst_v_any_re -> ok
Test: t_sp_arst_v_init -> ok
Test: t_sp_arst_v_init_re -> ok
Test: t_sp_arst_e_x -> ok
Test: t_sp_arst_e_x_re -> ok
Test: t_sp_arst_e_0 -> ok
Test: t_sp_arst_e_0_re -> ok
Test: t_sp_arst_e_any -> ok
Test: t_sp_arst_e_any_re -> ok
Test: t_sp_arst_e_init -> ok
Test: t_sp_arst_e_init_re -> ok
Test: t_sp_arst_n_x -> ok
Test: t_sp_arst_n_x_re -> ok
Test: t_sp_arst_n_0 -> ok
Test: t_sp_arst_n_0_re -> ok
Test: t_sp_arst_n_any -> ok
Test: t_sp_arst_n_any_re -> ok
Test: t_sp_arst_n_init -> ok
Test: t_sp_arst_n_init_re -> ok
Test: t_sp_srst_x_x -> ok
Test: t_sp_srst_x_x_re -> ok
Test: t_sp_srst_0_x -> ok
Test: t_sp_srst_0_x_re -> ok
Test: t_sp_srst_0_0 -> ok
Test: t_sp_srst_0_0_re -> ok
Test: t_sp_srst_0_any -> ok
Test: t_sp_srst_0_any_re -> ok
Test: t_sp_srst_0_init -> ok
Test: t_sp_srst_0_init_re -> ok
Test: t_sp_srst_v_x -> ok
Test: t_sp_srst_v_x_re -> ok
Test: t_sp_srst_v_0 -> ok
Test: t_sp_srst_v_0_re -> ok
Test: t_sp_srst_v_any -> ok
Test: t_sp_srst_v_any_re -> ok
Test: t_sp_srst_v_any_re_gated -> ok
Test: t_sp_srst_v_any_ce -> ok
Test: t_sp_srst_v_any_ce_gated -> ok
Test: t_sp_srst_v_init -> ok
Test: t_sp_srst_v_init_re -> ok
Test: t_sp_srst_e_x -> ok
Test: t_sp_srst_e_x_re -> ok
Test: t_sp_srst_e_0 -> ok
Test: t_sp_srst_e_0_re -> ok
Test: t_sp_srst_e_any -> ok
Test: t_sp_srst_e_any_re -> ok
Test: t_sp_srst_e_init -> ok
Test: t_sp_srst_e_init_re -> ok
Test: t_sp_srst_n_x -> ok
Test: t_sp_srst_n_x_re -> ok
Test: t_sp_srst_n_0 -> ok
Test: t_sp_srst_n_0_re -> ok
Test: t_sp_srst_n_any -> ok
Test: t_sp_srst_n_any_re -> ok
Test: t_sp_srst_n_init -> ok
Test: t_sp_srst_n_init_re -> ok
Test: t_sp_srst_gv_x -> ok
Test: t_sp_srst_gv_x_re -> ok
Test: t_sp_srst_gv_0 -> ok
Test: t_sp_srst_gv_0_re -> ok
Test: t_sp_srst_gv_any -> ok
Test: t_sp_srst_gv_any_re -> ok
Test: t_sp_srst_gv_any_re_gated -> ok
Test: t_sp_srst_gv_any_ce -> ok
Test: t_sp_srst_gv_any_ce_gated -> ok
Test: t_sp_srst_gv_init -> ok
Test: t_sp_srst_gv_init_re -> ok
Test: t_wren_a4d4_NO_BYTE -> ok
Test: t_wren_a5d4_NO_BYTE -> ok
Test: t_wren_a6d4_NO_BYTE -> ok
Test: t_wren_a3d8_NO_BYTE -> ok
Test: t_wren_a4d8_NO_BYTE -> ok
Test: t_wren_a4d4_W4_B4 -> ok
Test: t_wren_a4d8_W4_B4_separate -> ok
Test: t_wren_a4d8_W8_B4 -> ok
Test: t_wren_a4d8_W8_B4_separate -> ok
Test: t_wren_a4d8_W8_B8 -> ok
Test: t_wren_a4d8_W8_B8_separate -> ok
Test: t_wren_a4d2w8_W16_B4 -> ok
Test: t_wren_a4d2w8_W16_B4_separate -> ok
Test: t_wren_a4d4w4_W16_B4 -> ok
Test: t_wren_a4d4w4_W16_B4_separate -> ok
Test: t_wren_a5d4w2_W16_B4 -> ok
Test: t_wren_a5d4w2_W16_B4_separate -> ok
Test: t_wren_a5d4w4_W16_B4 -> ok
Test: t_wren_a5d4w4_W16_B4_separate -> ok
Test: t_wren_a4d8w2_W16_B4 -> ok
Test: t_wren_a4d8w2_W16_B4_separate -> ok
Test: t_wren_a5d8w1_W16_B4 -> ok
Test: t_wren_a5d8w1_W16_B4_separate -> ok
Test: t_wren_a5d8w2_W16_B4 -> ok
Test: t_wren_a5d8w2_W16_B4_separate -> ok
Test: t_wren_a4d16w1_W16_B4 -> ok
Test: t_wren_a4d16w1_W16_B4_separate -> ok
Test: t_wren_a4d4w2_W8_B8 -> ok
Test: t_wren_a4d4w2_W8_B8_separate -> ok
Test: t_wren_a4d4w1_W8_B8 -> ok
Test: t_wren_a4d4w1_W8_B8_separate -> ok
Test: t_wren_a4d8w2_W8_B8 -> ok
Test: t_wren_a4d8w2_W8_B8_separate -> ok
Test: t_wren_a3d8w2_W8_B8 -> ok
Test: t_wren_a3d8w2_W8_B8_separate -> ok
Test: t_wren_a4d4w2_W8_B4 -> ok
Test: t_wren_a4d4w2_W8_B4_separate -> ok
Test: t_wren_a4d2w4_W8_B4 -> ok
Test: t_wren_a4d2w4_W8_B4_separate -> ok
Test: t_wren_a4d4w4_W8_B4 -> ok
Test: t_wren_a4d4w4_W8_B4_separate -> ok
Test: t_wren_a4d4w4_W4_B4 -> ok
Test: t_wren_a4d4w4_W4_B4_separate -> ok
Test: t_wren_a4d4w5_W4_B4 -> ok
Test: t_wren_a4d4w5_W4_B4_separate -> ok
Test: t_geom_a4d64_wren -> ok
Test: t_geom_a5d32_wren -> ok
Test: t_geom_a5d64_wren -> ok
Test: t_geom_a6d16_wren -> ok
Test: t_geom_a6d30_wren -> ok
Test: t_geom_a6d64_wren -> ok
Test: t_geom_a7d4_wren -> ok
Test: t_geom_a7d6_wren -> ok
Test: t_geom_a7d8_wren -> ok
Test: t_geom_a7d17_wren -> ok
Test: t_geom_a8d4_wren -> ok
Test: t_geom_a8d6_wren -> ok
Test: t_geom_a9d4_wren -> ok
Test: t_geom_a9d8_wren -> ok
Test: t_geom_a9d5_wren -> ok
Test: t_geom_a9d6_wren -> ok
Test: t_geom_a3d18_9b1B -> ok
Test: t_geom_a4d4_9b1B -> ok
Test: t_geom_a4d18_9b1B -> ok
Test: t_geom_a5d32_9b1B -> ok
Test: t_geom_a6d4_9b1B -> ok
Test: t_geom_a7d11_9b1B -> ok
Test: t_geom_a7d18_9b1B -> ok
Test: t_geom_a11d1_9b1B -> ok
Test: t_wide_sdp_a6r1w1b1x1 -> ok
Test: t_wide_sdp_a7r1w1b1x1 -> ok
Test: t_wide_sdp_a8r1w1b1x1 -> ok
Test: t_wide_sdp_a6r0w0b0x0 -> ok
Test: t_wide_sdp_a6r1w0b0x0 -> ok
Test: t_wide_sdp_a6r2w0b0x0 -> ok
Test: t_wide_sdp_a6r3w0b0x0 -> ok
Test: t_wide_sdp_a6r4w0b0x0 -> ok
Test: t_wide_sdp_a6r5w0b0x0 -> ok
Test: t_wide_sdp_a6r0w1b0x0 -> ok
Test: t_wide_sdp_a6r0w1b1x0 -> ok
Test: t_wide_sdp_a6r0w2b0x0 -> ok
Test: t_wide_sdp_a6r0w2b2x0 -> ok
Test: t_wide_sdp_a6r0w3b2x0 -> ok
Test: t_wide_sdp_a6r0w4b2x0 -> ok
Test: t_wide_sdp_a6r0w5b2x0 -> ok
Test: t_wide_sdp_a7r0w0b0x0 -> ok
Test: t_wide_sdp_a7r1w0b0x0 -> ok
Test: t_wide_sdp_a7r2w0b0x0 -> ok
Test: t_wide_sdp_a7r3w0b0x0 -> ok
Test: t_wide_sdp_a7r4w0b0x0 -> ok
Test: t_wide_sdp_a7r5w0b0x0 -> ok
Test: t_wide_sdp_a7r0w1b0x0 -> ok
Test: t_wide_sdp_a7r0w1b1x0 -> ok
Test: t_wide_sdp_a7r0w2b0x0 -> ok
Test: t_wide_sdp_a7r0w2b2x0 -> ok
Test: t_wide_sdp_a7r0w3b2x0 -> ok
Test: t_wide_sdp_a7r0w4b2x0 -> ok
Test: t_wide_sdp_a7r0w5b2x0 -> ok
Test: t_wide_sp_mix_a6r1w1b1 -> ok
Test: t_wide_sp_mix_a7r1w1b1 -> ok
Test: t_wide_sp_mix_a8r1w1b1 -> ok
Test: t_wide_sp_mix_a6r0w0b0 -> ok
Test: t_wide_sp_mix_a6r1w0b0 -> ok
Test: t_wide_sp_mix_a6r2w0b0 -> ok
Test: t_wide_sp_mix_a6r3w0b0 -> ok
Test: t_wide_sp_mix_a6r4w0b0 -> ok
Test: t_wide_sp_mix_a6r5w0b0 -> ok
Test: t_wide_sp_mix_a6r0w1b0 -> ok
Test: t_wide_sp_mix_a6r0w1b1 -> ok
Test: t_wide_sp_mix_a6r0w2b0 -> ok
Test: t_wide_sp_mix_a6r0w2b2 -> ok
Test: t_wide_sp_mix_a6r0w3b2 -> ok
Test: t_wide_sp_mix_a6r0w4b2 -> ok
Test: t_wide_sp_mix_a6r0w5b2 -> ok
Test: t_wide_sp_mix_a7r0w0b0 -> ok
Test: t_wide_sp_mix_a7r1w0b0 -> ok
Test: t_wide_sp_mix_a7r2w0b0 -> ok
Test: t_wide_sp_mix_a7r3w0b0 -> ok
Test: t_wide_sp_mix_a7r4w0b0 -> ok
Test: t_wide_sp_mix_a7r5w0b0 -> ok
Test: t_wide_sp_mix_a7r0w1b0 -> ok
Test: t_wide_sp_mix_a7r0w1b1 -> ok
Test: t_wide_sp_mix_a7r0w2b0 -> ok
Test: t_wide_sp_mix_a7r0w2b2 -> ok
Test: t_wide_sp_mix_a7r0w3b2 -> ok
Test: t_wide_sp_mix_a7r0w4b2 -> ok
Test: t_wide_sp_mix_a7r0w5b2 -> ok
Test: t_wide_sp_tied_a6r1w1b1 -> ok
Test: t_wide_sp_tied_a7r1w1b1 -> ok
Test: t_wide_sp_tied_a8r1w1b1 -> ok
Test: t_wide_sp_tied_a6r0w0b0 -> ok
Test: t_wide_sp_tied_a6r1w0b0 -> ok
Test: t_wide_sp_tied_a6r2w0b0 -> ok
Test: t_wide_sp_tied_a6r3w0b0 -> ok
Test: t_wide_sp_tied_a6r4w0b0 -> ok
Test: t_wide_sp_tied_a6r5w0b0 -> ok
Test: t_wide_sp_tied_a6r0w1b0 -> ok
Test: t_wide_sp_tied_a6r0w1b1 -> ok
Test: t_wide_sp_tied_a6r0w2b0 -> ok
Test: t_wide_sp_tied_a6r0w2b2 -> ok
Test: t_wide_sp_tied_a6r0w3b2 -> ok
Test: t_wide_sp_tied_a6r0w4b2 -> ok
Test: t_wide_sp_tied_a6r0w5b2 -> ok
Test: t_wide_sp_tied_a7r0w0b0 -> ok
Test: t_wide_sp_tied_a7r1w0b0 -> ok
Test: t_wide_sp_tied_a7r2w0b0 -> ok
Test: t_wide_sp_tied_a7r3w0b0 -> ok
Test: t_wide_sp_tied_a7r4w0b0 -> ok
Test: t_wide_sp_tied_a7r5w0b0 -> ok
Test: t_wide_sp_tied_a7r0w1b0 -> ok
Test: t_wide_sp_tied_a7r0w1b1 -> ok
Test: t_wide_sp_tied_a7r0w2b0 -> ok
Test: t_wide_sp_tied_a7r0w2b2 -> ok
Test: t_wide_sp_tied_a7r0w3b2 -> ok
Test: t_wide_sp_tied_a7r0w4b2 -> ok
Test: t_wide_sp_tied_a7r0w5b2 -> ok
Test: t_wide_read_a6r1w1b1 -> ok
Test: t_wide_write_a6r1w1b1 -> ok
Test: t_wide_read_a7r1w1b1 -> ok
Test: t_wide_write_a7r1w1b1 -> ok
Test: t_wide_read_a8r1w1b1 -> ok
Test: t_wide_write_a8r1w1b1 -> ok
Test: t_wide_read_a6r0w0b0 -> ok
Test: t_wide_write_a6r0w0b0 -> ok
Test: t_wide_read_a6r1w0b0 -> ok
Test: t_wide_write_a6r1w0b0 -> ok
Test: t_wide_read_a6r2w0b0 -> ok
Test: t_wide_write_a6r2w0b0 -> ok
Test: t_wide_read_a6r3w0b0 -> ok
Test: t_wide_write_a6r3w0b0 -> ok
Test: t_wide_read_a6r4w0b0 -> ok
Test: t_wide_write_a6r4w0b0 -> ok
Test: t_wide_read_a6r5w0b0 -> ok
Test: t_wide_write_a6r5w0b0 -> ok
Test: t_wide_read_a6r0w1b0 -> ok
Test: t_wide_write_a6r0w1b0 -> ok
Test: t_wide_read_a6r0w1b1 -> ok
Test: t_wide_write_a6r0w1b1 -> ok
Test: t_wide_read_a6r0w2b0 -> ok
Test: t_wide_write_a6r0w2b0 -> ok
Test: t_wide_read_a6r0w2b2 -> ok
Test: t_wide_write_a6r0w2b2 -> ok
Test: t_wide_read_a6r0w3b2 -> ok
Test: t_wide_write_a6r0w3b2 -> ok
Test: t_wide_read_a6r0w4b2 -> ok
Test: t_wide_write_a6r0w4b2 -> ok
Test: t_wide_read_a6r0w5b2 -> ok
Test: t_wide_write_a6r0w5b2 -> ok
Test: t_wide_read_a7r0w0b0 -> ok
Test: t_wide_write_a7r0w0b0 -> ok
Test: t_wide_read_a7r1w0b0 -> ok
Test: t_wide_write_a7r1w0b0 -> ok
Test: t_wide_read_a7r2w0b0 -> ok
Test: t_wide_write_a7r2w0b0 -> ok
Test: t_wide_read_a7r3w0b0 -> ok
Test: t_wide_write_a7r3w0b0 -> ok
Test: t_wide_read_a7r4w0b0 -> ok
Test: t_wide_write_a7r4w0b0 -> ok
Test: t_wide_read_a7r5w0b0 -> ok
Test: t_wide_write_a7r5w0b0 -> ok
Test: t_wide_read_a7r0w1b0 -> ok
Test: t_wide_write_a7r0w1b0 -> ok
Test: t_wide_read_a7r0w1b1 -> ok
Test: t_wide_write_a7r0w1b1 -> ok
Test: t_wide_read_a7r0w2b0 -> ok
Test: t_wide_write_a7r0w2b0 -> ok
Test: t_wide_read_a7r0w2b2 -> ok
Test: t_wide_write_a7r0w2b2 -> ok
Test: t_wide_read_a7r0w3b2 -> ok
Test: t_wide_write_a7r0w3b2 -> ok
Test: t_wide_read_a7r0w4b2 -> ok
Test: t_wide_write_a7r0w4b2 -> ok
Test: t_wide_read_a7r0w5b2 -> ok
Test: t_wide_write_a7r0w5b2 -> ok
Test: t_quad_port_a2d2 -> ok
Test: t_quad_port_a4d2 -> ok
Test: t_quad_port_a5d2 -> ok
Test: t_quad_port_a4d4 -> ok
Test: t_quad_port_a6d2 -> ok
Test: t_quad_port_a4d8 -> ok
Test: t_wide_quad_a4w2r1 -> ok
Test: t_wide_oct_a4w2r1 -> ok
Test: t_wide_quad_a4w2r2 -> ok
Test: t_wide_oct_a4w2r2 -> ok
Test: t_wide_quad_a4w2r3 -> ok
Test: t_wide_oct_a4w2r3 -> ok
Test: t_wide_quad_a4w2r4 -> ok
Test: t_wide_oct_a4w2r4 -> ok
Test: t_wide_quad_a4w2r5 -> ok
Test: t_wide_oct_a4w2r5 -> ok
Test: t_wide_quad_a4w2r6 -> ok
Test: t_wide_oct_a4w2r6 -> ok
Test: t_wide_quad_a4w2r7 -> ok
Test: t_wide_oct_a4w2r7 -> ok
Test: t_wide_quad_a4w2r8 -> ok
Test: t_wide_oct_a4w2r8 -> ok
Test: t_wide_quad_a4w2r9 -> ok
Test: t_wide_oct_a4w2r9 -> ok
Test: t_wide_quad_a4w4r1 -> ok
Test: t_wide_oct_a4w4r1 -> ok
Test: t_wide_quad_a4w4r4 -> ok
Test: t_wide_oct_a4w4r4 -> ok
Test: t_wide_quad_a4w4r6 -> ok
Test: t_wide_oct_a4w4r6 -> ok
Test: t_wide_quad_a4w4r9 -> ok
Test: t_wide_oct_a4w4r9 -> ok
Test: t_wide_quad_a5w2r1 -> ok
Test: t_wide_oct_a5w2r1 -> ok
Test: t_wide_quad_a5w2r4 -> ok
Test: t_wide_oct_a5w2r4 -> ok
Test: t_wide_quad_a5w2r9 -> ok
Test: t_wide_oct_a5w2r9 -> ok
Test: t_no_reset -> ok
Test: t_gclken -> ok
Test: t_ungated -> ok
Test: t_gclken_ce -> ok
Test: t_grden -> ok
Test: t_grden_ce -> ok
Test: t_exclwr -> ok
Test: t_excl_rst -> ok
Test: t_transwr -> ok
Test: t_trans_rst -> ok
Test: t_wr_byte -> ok
Test: t_trans_byte -> ok
Test: t_wr_rst_byte -> ok
Test: t_rst_wr_byte -> ok
Test: t_rdenrst_wr_byte -> ok
Test: t_rom_case -> ok
Test: t_rom_case_block -> ok
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/memlib'
cd tests/bram && bash run-test.sh "-S 314159265359"
generating tests..
PRNG seed: 314159265359
running tests..
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/bram'
Passed memory_bram test 00_01.
Passed memory_bram test 00_02.
Passed memory_bram test 00_03.
Passed memory_bram test 00_04.
Passed memory_bram test 01_00.
Passed memory_bram test 01_02.
Passed memory_bram test 01_03.
Passed memory_bram test 01_04.
Passed memory_bram test 02_00.
Passed memory_bram test 02_01.
Passed memory_bram test 02_03.
Passed memory_bram test 02_04.
Passed memory_bram test 03_00.
Passed memory_bram test 03_01.
Passed memory_bram test 03_02.
Passed memory_bram test 03_04.
Passed memory_bram test 04_00.
Passed memory_bram test 04_01.
Passed memory_bram test 04_02.
Passed memory_bram test 04_03.
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/bram'
cd tests/various && bash run-test.sh
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/various'
Warning: Wire abc9_test027.$abc$91$o is used but has no driver.
Passed abc9.ys
Warning: Feature 'write_aiger2' is experimental.
Passed aiger2.ys
Passed aiger_dff.ys
Passed attrib05_port_conn.ys
Passed attrib07_func_call.ys
Passed autoname.ys
Passed blackbox_wb.ys
Passed box_derive.ys
Passed bug1496.ys
Passed bug1531.ys
Passed bug1614.ys
Passed bug1710.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:3)
<<EOT:3: ERROR: syntax error, unexpected TOK_CONSTVAL
Expected error pattern 'syntax error, unexpected TOK_CONSTVAL' found !!!
Passed bug1745.ys
Passed bug1781.ys
Passed bug1876.ys
Passed bug2014.ys
Passed bug3462.ys
Passed bug4082.ys
Passed cellarray_array_connections.ys
Passed celledges_shift.ys
Passed check.ys
Warning: found logic loop in module top:
    cell $xor$<<EOF:6$2 ($xor) source: <<EOF:6.18-6.59
      A[0] --> Y[0]
    wire \ripple [0] source: <<EOF:2.13-2.19
ERROR: Found 1 problems in 'check -assert'.
Expected error pattern 'Found 1 problems in 'check -assert'' found !!!
Passed check_2.ys
Warning: found logic loop in module pingpong:
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[2] --> DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[1] --> DATA[2]
    wire \y2 [2] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[3] --> DATA[2]
    wire \y1 [2] source: <<EOF:1.55-1.57
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[2] --> DATA[3]
    wire \y2 [3] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[2] --> DATA[2]
    wire \y1 [2] source: <<EOF:1.55-1.57
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[2] --> DATA[3]
    wire \y2 [3] source: <<EOF:1.77-1.79
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[3] --> DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[1] --> DATA[2]
    wire \y2 [2] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[3] --> DATA[3]
    wire \y1 [3] source: <<EOF:1.55-1.57
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[3] --> DATA[3]
    wire \y2 [3] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[2] --> DATA[3]
    wire \y1 [3] source: <<EOF:1.55-1.57
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[3] --> DATA[3]
    wire \y2 [3] source: <<EOF:1.77-1.79
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[3] --> DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[1] --> DATA[2]
    wire \y2 [2] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[0] --> DATA[2]
    wire \y2 [2] source: <<EOF:1.77-1.79
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[2] --> DATA[0]
    wire \y1 [0] source: <<EOF:1.55-1.57
Warning: found logic loop in module pingpong:
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[1] --> DATA[3]
    wire \y2 [3] source: <<EOF:1.77-1.79
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[3] --> DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
Warning: found logic loop in module pingpong:
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[0] --> DATA[3]
    wire \y2 [3] source: <<EOF:1.77-1.79
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[3] --> DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
    cell $memrd$\mem$<<EOF:10$19 ($memrd) source: <<EOF:10.14-10.17
      ADDR[1] --> DATA[2]
    wire \y2 [2] source: <<EOF:1.77-1.79
    cell $memrd$\mem$<<EOF:9$18 ($memrd) source: <<EOF:9.14-9.17
      ADDR[2] --> DATA[0]
    wire \y1 [0] source: <<EOF:1.55-1.57
Warning: found logic loop in module pingpong:
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[2] --> RD_DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[5] --> RD_DATA[6]
    wire \y2 [2] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[3] --> RD_DATA[2]
    wire \y1 [2] source: <<EOF:1.55-1.57
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[6] --> RD_DATA[7]
    wire \y2 [3] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[2] --> RD_DATA[2]
    wire \y1 [2] source: <<EOF:1.55-1.57
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[6] --> RD_DATA[7]
    wire \y2 [3] source: <<EOF:1.77-1.79
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[3] --> RD_DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[5] --> RD_DATA[6]
    wire \y2 [2] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[3] --> RD_DATA[3]
    wire \y1 [3] source: <<EOF:1.55-1.57
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[7] --> RD_DATA[7]
    wire \y2 [3] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[2] --> RD_DATA[3]
    wire \y1 [3] source: <<EOF:1.55-1.57
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[7] --> RD_DATA[7]
    wire \y2 [3] source: <<EOF:1.77-1.79
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[3] --> RD_DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[5] --> RD_DATA[6]
    wire \y2 [2] source: <<EOF:1.77-1.79
Warning: found logic loop in module pingpong:
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[4] --> RD_DATA[6]
    wire \y2 [2] source: <<EOF:1.77-1.79
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[2] --> RD_DATA[0]
    wire \y1 [0] source: <<EOF:1.55-1.57
Warning: found logic loop in module pingpong:
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[5] --> RD_DATA[7]
    wire \y2 [3] source: <<EOF:1.77-1.79
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[3] --> RD_DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
Warning: found logic loop in module pingpong:
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[4] --> RD_DATA[7]
    wire \y2 [3] source: <<EOF:1.77-1.79
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[3] --> RD_DATA[1]
    wire \y1 [1] source: <<EOF:1.55-1.57
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[5] --> RD_DATA[6]
    wire \y2 [2] source: <<EOF:1.77-1.79
    cell mem ($mem_v2) source: <<EOF:2.12-2.15
      RD_ADDR[2] --> RD_DATA[0]
    wire \y1 [0] source: <<EOF:1.55-1.57
ERROR: Found 8 problems in 'check -assert'.
Expected error pattern 'Found [0-9]+ problems in 'check -assert'' found !!!
Passed check_3.ys
Warning: found logic loop in module top:
    cell $auto$memory_dff.cc:512:handle_rd_port$62 ($logic_not)
      A[0] --> Y[0]
    cell $memrd$\mem$<<EOF:15$20 ($memrd_v2) source: <<EOF:15.12-15.15
      ARST[0] --> DATA[0]
    wire \data [0] source: <<EOF:1.68-1.72
ERROR: Found 1 problems in 'check -assert'.
Expected error pattern 'Found [0-9]+ problems in 'check -assert'' found !!!
Passed check_4.ys
Warning: wire '\a_q' is assigned in a block at <<EOT:7.9-7.17.
Warning: wire '\en_q' is assigned in a block at <<EOT:8.9-8.19.
Passed chformal_check.ys
Passed chformal_coverenable.ys
Passed const_arg_loop.ys
Passed const_func.ys
Passed const_func_block_var.ys
Warning: Drivers conflicting with a constant 1'1 driver:
    module input A[0]
Warning: Drivers conflicting with a constant 1'1 driver:
    port Y[0] of cell some_buffer (buffer)
Warning: reg '\Q' is assigned in a continuous assignment at <<EOT:5.9-5.14.
Warning: Drivers conflicting with a constant 1'1 driver:
    action \Q <= $0\Q[0:0] (sync rule) in process $proc$<<EOT:3$1
Passed constant_drive_conflict.ys
<<EOT:2: ERROR: syntax error, unexpected TOK_BASE
Expected error pattern 'syntax error, unexpected TOK_BASE' found !!!
Passed constcomment.ys
Passed constmsk_test.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:3)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:4)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:5)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:6)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:7)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:8)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:9)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:10)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:11)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:12)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:13)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:14)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:15)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:52)
Warning: Yosys has only limited support for tri-state logic at the moment. (countbits.sv:53)
Passed countbits.ys
Passed deminout_unused.ys
Passed design.ys
ERROR: No saved design 'foo' found!
Expected error pattern 'No saved design 'foo' found!' found !!!
Passed design1.ys
ERROR: No saved design 'foo' found!
Expected error pattern 'No saved design 'foo' found!' found !!!
Passed design2.ys
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[0] --> Y[0]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[0] --> Q[0]
    wire \dword [0] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[0] --> Y[0]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[1] --> Y[1]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[1] --> Q[1]
    wire \dword [1] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[1] --> Y[1]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[2] --> Y[2]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[2] --> Q[2]
    wire \dword [2] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[2] --> Y[2]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[3] --> Y[3]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[3] --> Q[3]
    wire \dword [3] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[3] --> Y[3]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[4] --> Y[4]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[4] --> Q[4]
    wire \dword [4] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[4] --> Y[4]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[5] --> Y[5]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[5] --> Q[5]
    wire \dword [5] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[5] --> Y[5]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[6] --> Y[6]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[6] --> Q[6]
    wire \dword [6] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[6] --> Y[6]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[7] --> Y[7]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[7] --> Q[7]
    wire \dword [7] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[7] --> Y[7]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[8] --> Y[8]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[8] --> Q[8]
    wire \dword [8] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[8] --> Y[8]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[9] --> Y[9]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[9] --> Q[9]
    wire \dword [9] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[9] --> Y[9]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[10] --> Y[10]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[10] --> Q[10]
    wire \dword [10] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[10] --> Y[10]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[11] --> Y[11]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[11] --> Q[11]
    wire \dword [11] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[11] --> Y[11]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[12] --> Y[12]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[12] --> Q[12]
    wire \dword [12] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[12] --> Y[12]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[13] --> Y[13]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[13] --> Q[13]
    wire \dword [13] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[13] --> Y[13]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[14] --> Y[14]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[14] --> Q[14]
    wire \dword [14] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[14] --> Y[14]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[15] --> Y[15]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[15] --> Q[15]
    wire \dword [15] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[15] --> Y[15]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[16] --> Y[16]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[16] --> Q[16]
    wire \dword [16] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[16] --> Y[16]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[17] --> Y[17]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[17] --> Q[17]
    wire \dword [17] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[17] --> Y[17]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[18] --> Y[18]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[18] --> Q[18]
    wire \dword [18] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[18] --> Y[18]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[19] --> Y[19]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[19] --> Q[19]
    wire \dword [19] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[19] --> Y[19]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[20] --> Y[20]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[20] --> Q[20]
    wire \dword [20] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[20] --> Y[20]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[21] --> Y[21]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[21] --> Q[21]
    wire \dword [21] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[21] --> Y[21]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[22] --> Y[22]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[22] --> Q[22]
    wire \dword [22] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[22] --> Y[22]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[23] --> Y[23]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[23] --> Q[23]
    wire \dword [23] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[23] --> Y[23]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[24] --> Y[24]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[24] --> Q[24]
    wire \dword [24] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[24] --> Y[24]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[25] --> Y[25]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[25] --> Q[25]
    wire \dword [25] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[25] --> Y[25]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[26] --> Y[26]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[26] --> Q[26]
    wire \dword [26] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[26] --> Y[26]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[27] --> Y[27]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[27] --> Q[27]
    wire \dword [27] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[27] --> Y[27]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[28] --> Y[28]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[28] --> Q[28]
    wire \dword [28] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[28] --> Y[28]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[29] --> Y[29]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[29] --> Q[29]
    wire \dword [29] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[29] --> Y[29]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[30] --> Y[30]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[30] --> Q[30]
    wire \dword [30] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[30] --> Y[30]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[31] --> Y[31]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[31] --> Q[31]
    wire \dword [31] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[31] --> Y[31]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[32] --> Y[32]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[32] --> Q[32]
    wire \dword [32] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[32] --> Y[32]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[33] --> Y[33]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[33] --> Q[33]
    wire \dword [33] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[33] --> Y[33]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[34] --> Y[34]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[34] --> Q[34]
    wire \dword [34] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[34] --> Y[34]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[35] --> Y[35]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[35] --> Q[35]
    wire \dword [35] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[35] --> Y[35]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[36] --> Y[36]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[36] --> Q[36]
    wire \dword [36] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[36] --> Y[36]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[37] --> Y[37]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[37] --> Q[37]
    wire \dword [37] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[37] --> Y[37]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[38] --> Y[38]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[38] --> Q[38]
    wire \dword [38] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[38] --> Y[38]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[39] --> Y[39]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[39] --> Q[39]
    wire \dword [39] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[39] --> Y[39]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[40] --> Y[40]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[40] --> Q[40]
    wire \dword [40] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[40] --> Y[40]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[41] --> Y[41]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[41] --> Q[41]
    wire \dword [41] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[41] --> Y[41]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[42] --> Y[42]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[42] --> Q[42]
    wire \dword [42] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[42] --> Y[42]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[43] --> Y[43]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[43] --> Q[43]
    wire \dword [43] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[43] --> Y[43]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[44] --> Y[44]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[44] --> Q[44]
    wire \dword [44] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[44] --> Y[44]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[45] --> Y[45]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[45] --> Q[45]
    wire \dword [45] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[45] --> Y[45]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[46] --> Y[46]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[46] --> Q[46]
    wire \dword [46] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[46] --> Y[46]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[47] --> Y[47]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[47] --> Q[47]
    wire \dword [47] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[47] --> Y[47]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[48] --> Y[48]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[48] --> Q[48]
    wire \dword [48] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[48] --> Y[48]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[49] --> Y[49]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[49] --> Q[49]
    wire \dword [49] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[49] --> Y[49]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[50] --> Y[50]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[50] --> Q[50]
    wire \dword [50] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[50] --> Y[50]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[51] --> Y[51]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[51] --> Q[51]
    wire \dword [51] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[51] --> Y[51]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[52] --> Y[52]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[52] --> Q[52]
    wire \dword [52] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[52] --> Y[52]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[53] --> Y[53]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[53] --> Q[53]
    wire \dword [53] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[53] --> Y[53]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[54] --> Y[54]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[54] --> Q[54]
    wire \dword [54] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[54] --> Y[54]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[55] --> Y[55]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[55] --> Q[55]
    wire \dword [55] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[55] --> Y[55]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[56] --> Y[56]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[56] --> Q[56]
    wire \dword [56] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[56] --> Y[56]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[57] --> Y[57]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[57] --> Q[57]
    wire \dword [57] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[57] --> Y[57]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[58] --> Y[58]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[58] --> Q[58]
    wire \dword [58] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[58] --> Y[58]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[59] --> Y[59]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[59] --> Q[59]
    wire \dword [59] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[59] --> Y[59]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[60] --> Y[60]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[60] --> Q[60]
    wire \dword [60] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[60] --> Y[60]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[61] --> Y[61]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[61] --> Q[61]
    wire \dword [61] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[61] --> Y[61]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[62] --> Y[62]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[62] --> Q[62]
    wire \dword [62] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[62] --> Y[62]
Warning: found logic loop in module latch_002_gate:
    cell $or$./dynamic_part_select/latch_002_gate.v:15$13459 ($or) source: ./dynamic_part_select/latch_002_gate.v:15.22-15.48
      A[63] --> Y[63]
    cell $auto$proc_dlatch.cc:433:proc_dlatch$13483 ($dlatch) source: ./dynamic_part_select/latch_002_gate.v:9.4-17.13
      D[63] --> Q[63]
    wire \dword [63] source: ./dynamic_part_select/latch_002_gate.v:3.22-3.27
    cell $and$./dynamic_part_select/latch_002_gate.v:15$13458 ($and) source: ./dynamic_part_select/latch_002_gate.v:15.23-15.40
      A[63] --> Y[63]
Passed dynamic_part_select.ys
elab_sys_tasks.sv:8: Warning: X is 1.
elab_sys_tasks.sv:22: Warning: 
Passed elab_sys_tasks.ys
Passed equiv_make_make_assert.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/simcells.v:476)
Passed equiv_opt_multiclock.ys
Passed equiv_opt_undef.ys
ERROR: Command stdout did have a line matching given regex "giraffe".
Expected error pattern 'stdout did have a line' found !!!
Passed exec.ys
Passed fib.ys
Passed fib_tern.ys
Passed func_port_implied_dir.ys
Passed gen_if_null.ys
Passed global_scope.ys
Passed gzip_verilog.ys
Passed help.ys
Passed hierarchy_defer.ys
Passed hierarchy_generate.ys
Passed hierarchy_param.ys
Passed ice40_mince_abc9.ys
<<EOT:2: ERROR: syntax error, unexpected '[', expecting TOK_ID or TOK_SIGNED or TOK_UNSIGNED
Expected error pattern 'syntax error, unexpected' found !!!
Passed integer_range_bad_syntax.ys
<<EOT:2: ERROR: syntax error, unexpected TOK_REAL, expecting TOK_ID or TOK_SIGNED or TOK_UNSIGNED
Expected error pattern 'syntax error, unexpected TOK_REAL' found !!!
Passed integer_real_bad_syntax.ys
attribute \src "\" / \\ \010 \014 \n \015 \t \025 \033"
Passed json_escape_chars.ys
ERROR: Identifier `\b' is implicitly declared.
Expected error pattern 'is implicitly declared.' found !!!
Passed logger_error.ys
Passed logger_nowarning.ys
Warning: Found log message matching -W regex:
Added regex 'Successfully finished Verilog frontend.' to expected warning messages list.
<<EOF:2: Warning: Identifier `\b' is implicitly declared.
<<EOF:2: Warning: Identifier `\w' is implicitly declared.
Warning: Found log message matching -W regex:
Successfully finished Verilog frontend.
Passed logger_warn.ys
<<EOF:2: Warning: Identifier `\b' is implicitly declared.
<<EOF:2: Warning: Identifier `\w' is implicitly declared.
Passed logger_warning.ys
Passed logic_param_simple.ys
Passed mem2reg.ys
Passed memory_word_as_index.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/simcells.v:476)
Passed muxcover.ys
Passed muxpack.ys
Passed param_struct.ys
Passed peepopt.ys
Passed pmgen_reduce.ys
Passed pmux2shiftx.ys
Warning: Resizing cell port act.ou2.out from 3 bits to 2 bits.
Warning: Resizing cell port act.os2.out from 3 bits to 2 bits.
Warning: Resizing cell port act.ou1.out from 3 bits to 1 bits.
Warning: Resizing cell port act.os1.out from 3 bits to 1 bits.
Warning: Resizing cell port act.pt9.a from 3 bits to 4 bits.
Warning: Resizing cell port act.pt7.a from 3 bits to 4 bits.
Warning: Resizing cell port act.pt6.a from 3 bits to 4 bits.
Warning: Resizing cell port act.pt5.a from 2 bits to 4 bits.
Warning: Resizing cell port act.pt4.a from 1 bits to 4 bits.
Warning: Resizing cell port act.pt3.a from 1 bits to 4 bits.
Warning: Resizing cell port act.pt2.a from 1 bits to 4 bits.
Passed port_sign_extend.ys
Passed primitives.ys
Passed printattr.ys
Passed rand_const.ys
Warning: wire '\o_reg' is assigned in a block at reg_wire_error.sv:26.9-26.21.
Warning: wire '\o_reg' is assigned in a block at reg_wire_error.sv:29.3-29.18.
Warning: reg '\l_reg' is assigned in a continuous assignment at reg_wire_error.sv:35.8-35.22.
Warning: wire '\mw2' is assigned in a block at reg_wire_error.sv:62.3-62.16.
Warning: wire '\mw3' is assigned in a block at reg_wire_error.sv:69.3-69.17.
Warning: Replacing memory \ml3 with list of registers. See reg_wire_error.sv:70
Warning: Replacing memory \mr3 with list of registers. See reg_wire_error.sv:68
Warning: Replacing memory \ml2 with list of registers. See reg_wire_error.sv:63
Warning: Replacing memory \mr2 with list of registers. See reg_wire_error.sv:61
Warning: Replacing memory \ml1 with list of registers. See reg_wire_error.sv:58
Passed reg_wire_error.ys
Passed rename_scramble_name.ys
Passed rtlil_signed_attribute.ys
Passed rtlil_z_bits.ys
Passed scopeinfo.ys
Passed scratchpad.ys
Passed script.ys
Passed sformatf.ys
Passed shregmap.ys
<<EOT:2: ERROR: syntax error, unexpected TOK_INTEGER, expecting TOK_ID or '['
Expected error pattern 'syntax error, unexpected TOK_INTEGER' found !!!
Passed signed.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:4)
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:5)
Passed signext.ys
Passed sim_const.ys
specify.v:28: Warning: Replacing floating point parameter $specify$5.T_RISE_MIN = 1.500000 with string.
specify.v:28: Warning: Replacing floating point parameter $specify$5.T_RISE_TYP = 1.500000 with string.
specify.v:28: Warning: Replacing floating point parameter $specify$5.T_RISE_MAX = 1.500000 with string.
specify.v:28: Warning: Replacing floating point parameter $specify$5.T_FALL_MIN = 1.500000 with string.
specify.v:28: Warning: Replacing floating point parameter $specify$5.T_FALL_TYP = 1.500000 with string.
specify.v:28: Warning: Replacing floating point parameter $specify$5.T_FALL_MAX = 1.500000 with string.
specify.out:49: Warning: Replacing floating point parameter $specify$24.T_RISE_MIN = 1.500000 with string.
specify.out:49: Warning: Replacing floating point parameter $specify$24.T_RISE_TYP = 1.500000 with string.
specify.out:49: Warning: Replacing floating point parameter $specify$24.T_RISE_MAX = 1.500000 with string.
specify.out:49: Warning: Replacing floating point parameter $specify$24.T_FALL_MIN = 1.500000 with string.
specify.out:49: Warning: Replacing floating point parameter $specify$24.T_FALL_TYP = 1.500000 with string.
specify.out:49: Warning: Replacing floating point parameter $specify$24.T_FALL_MAX = 1.500000 with string.
Warning: No SAT model available for cell B_0 ($specrule).
Warning: No SAT model available for cell C_0 ($specrule).
Warning: No SAT model available for cell A_0 ($specify3).
Warning: No SAT model available for cell A_0 ($specify2).
Warning: No SAT model available for cell B_0 ($specify2).
Passed specify.ys
Warning: wire '\o' is assigned in a block at <<EOT:2.11-2.17.
Warning: wire '\p' is assigned in a block at <<EOT:3.11-3.16.
Passed src.ys
Warning: Critical-path does not terminate in a recognised endpoint.
Warning: Cell type 'const0' not recognised! Ignoring.
Passed sta.ys
Passed struct_access.ys
Warning: Port directions for cell \s1 (\DFF) are unknown. Assuming inout for all ports.
Warning: Port directions for cell \s2 (\DFF) are unknown. Assuming inout for all ports.
Warning: Port directions for cell \s3 (\DFF) are unknown. Assuming inout for all ports.
Passed submod.ys
Passed submod_extract.ys
Passed sv_defines.ys
ERROR: Duplicate macro arguments with name `x'.
Expected error pattern 'Duplicate macro arguments with name `x'' found !!!
Passed sv_defines_dup.ys
ERROR: Mismatched brackets in macro argument: [ and }.
Expected error pattern 'Mismatched brackets in macro argument: \[ and }.' found !!!
Passed sv_defines_mismatch.ys
ERROR: Cannot expand macro `foo by giving only 1 argument (argument 2 has no default).
Expected error pattern 'Cannot expand macro `foo by giving only 1 argument \(argument 2 has no default\).' found !!!
Passed sv_defines_too_few.ys
Passed wreduce.ys
Passed write_gzip.ys
Passed xaiger.ys
Passed async.sh
Passed chparam.sh
Passed clk2fflogic_effects.sh
Passed hierarchy.sh
Passed logger_cmd_error.sh
Passed logger_fail.sh
Passed plugin.sh
Passed sv_implicit_ports.sh
Passed svalways.sh
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/various'
cd tests/select && bash run-test.sh
Running blackboxes.ys..
Running list_mod.ys..
Running mod-attribute.ys..
Running no_warn_assert.ys..
Running no_warn_prefixed_arg_memb.ys..
Running no_warn_prefixed_empty_select_arg.ys..
Running unset.ys..
ERROR: Selection '\foo' does not exist!
Expected error pattern 'Selection '\\foo' does not exist!' found !!!
Running unset2.ys..
ERROR: Selection @foo is not defined!
Expected error pattern 'Selection @foo is not defined!' found !!!
Running warn_empty_select_arg.ys..
Warning: Selection "foo" did not match any module.
Warning: Selection "bar" did not match any object.
cd tests/sat && bash run-test.sh
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/sat'
Passed asserts.ys
Passed asserts_seq.ys
Passed bug2595.ys
Warning: Complex async reset for dff `\q [12]'.
Warning: Complex async reset for dff `\q [8]'.
Passed clk2fflogic.ys
Passed counters-repeat.ys
Passed counters.ys
Passed dff.ys
Passed expose_dff.ys
Passed grom.ys
Passed initval.ys
Passed share.ys
Warning: Wire top.\cnt [7] is used but has no driver.
Warning: Wire top.\cnt [6] is used but has no driver.
Warning: Wire top.\cnt [5] is used but has no driver.
Warning: Wire top.\cnt [4] is used but has no driver.
Warning: Wire top.\cnt [3] is used but has no driver.
Warning: Wire top.\cnt [2] is used but has no driver.
Warning: Wire top.\cnt [1] is used but has no driver.
Warning: Wire top.\cnt [0] is used but has no driver.
Warning: Signal 'top.cnt' in file 8'x in simulation '8'00000000'
ERROR: Signal difference
Expected error pattern 'Signal difference' found !!!
Passed sim_counter.ys
Passed sizebits.ys
Passed splice.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/sat'
cd tests/sim && bash run-test.sh
Generate FST for sim models
Test tb_adff
FST info: dumpfile tb_adff.fst opened for output.
tb/tb_adff.v:38: $finish called at 110 (1ns)
Test tb_adffe
FST info: dumpfile tb_adffe.fst opened for output.
tb/tb_adffe.v:56: $finish called at 190 (1ns)
Test tb_adlatch
FST info: dumpfile tb_adlatch.fst opened for output.
tb/tb_adlatch.v:68: $finish called at 250 (1ns)
Test tb_aldff
FST info: dumpfile tb_aldff.fst opened for output.
tb/tb_aldff.v:71: $finish called at 270 (1ns)
Test tb_aldffe
FST info: dumpfile tb_aldffe.fst opened for output.
tb/tb_aldffe.v:73: $finish called at 270 (1ns)
Test tb_dff
FST info: dumpfile tb_dff.fst opened for output.
tb/tb_dff.v:45: $finish called at 150 (1ns)
Test tb_dffe
FST info: dumpfile tb_dffe.fst opened for output.
tb/tb_dffe.v:40: $finish called at 120 (1ns)
Test tb_dffsr
FST info: dumpfile tb_dffsr.fst opened for output.
tb/tb_dffsr.v:67: $finish called at 250 (1ns)
Test tb_dlatch
FST info: dumpfile tb_dlatch.fst opened for output.
tb/tb_dlatch.v:48: $finish called at 160 (1ns)
Test tb_dlatchsr
FST info: dumpfile tb_dlatchsr.fst opened for output.
tb/tb_dlatchsr.v:63: $finish called at 250 (1ns)
Test tb_sdff
FST info: dumpfile tb_sdff.fst opened for output.
tb/tb_sdff.v:46: $finish called at 150 (1ns)
Test tb_sdffce
FST info: dumpfile tb_sdffce.fst opened for output.
tb/tb_sdffce.v:77: $finish called at 300 (1ns)
Test tb_sdffe
FST info: dumpfile tb_sdffe.fst opened for output.
tb/tb_sdffe.v:68: $finish called at 250 (1ns)
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/sim'
Passed assume_x_first_step.ys
Passed sim_adff.ys
Passed sim_adffe.ys
Passed sim_adlatch.ys
Warning: Async reset value `\ad' is not constant!
Passed sim_aldff.ys
Warning: Async reset value `\ad' is not constant!
Passed sim_aldffe.ys
Passed sim_dff.ys
Passed sim_dffe.ys
Warning: Complex async reset for dff `\q'.
Passed sim_dffsr.ys
Passed sim_dlatch.ys
Passed sim_dlatchsr.ys
Passed sim_sdff.ys
Passed sim_sdffce.ys
Passed sim_sdffe.ys
Passed vcd_var_reference_whitespace.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/sim'
cd tests/svinterfaces && bash run-test.sh "-S 314159265359"
Test: svinterface1 -> svinterface1_tb.v:50: $finish called at 420000 (10ps)
svinterface1_tb.v:50: $finish called at 420000 (10ps)
ok
Test: svinterface_at_top -> svinterface_at_top_tb.v:61: $finish called at 420000 (10ps)
svinterface_at_top_tb_wrapper.v:61: $finish called at 420000 (10ps)
ERROR!
Test: load_and_derive ->ok
Test: resolve_types ->ok
cd tests/svtypes && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/svtypes'
Passed enum_simple.ys
Passed logic_rom.ys
<<EOT:7: ERROR: Insufficient number of array indices for a.
Expected error pattern 'Insufficient number of array indices for a.' found !!!
Passed multirange_subarray_access.ys
<<EOT:1: ERROR: Static cast with zero or negative size!
Expected error pattern 'Static cast with zero or negative size' found !!!
Passed static_cast_negative.ys
<<EOT:1: ERROR: Static cast with non constant expression!
Expected error pattern 'Static cast with non constant expression' found !!!
Passed static_cast_nonconst.ys
<<EOT:1: ERROR: Static cast is only supported in SystemVerilog mode.
Expected error pattern 'Static cast is only supported in SystemVerilog mode' found !!!
Passed static_cast_verilog.ys
<<EOT:1: ERROR: Static cast with zero or negative size!
Expected error pattern 'Static cast with zero or negative size' found !!!
Passed static_cast_zero.ys
Passed struct_dynamic_range.ys
Warning: reg '\var_12' is assigned in a continuous assignment at typedef_initial_and_assign.sv:67.9-67.19.
Warning: reg '\var_13' is assigned in a continuous assignment at typedef_initial_and_assign.sv:71.9-71.19.
Warning: reg '\var_14' is assigned in a continuous assignment at typedef_initial_and_assign.sv:74.9-74.19.
Warning: reg '\var_15' is assigned in a continuous assignment at typedef_initial_and_assign.sv:78.9-78.19.
Warning: reg '\var_16' is assigned in a continuous assignment at typedef_initial_and_assign.sv:81.9-81.19.
Warning: reg '\var_17' is assigned in a continuous assignment at typedef_initial_and_assign.sv:85.9-85.19.
Warning: reg '\var_18' is assigned in a continuous assignment at typedef_initial_and_assign.sv:88.9-88.19.
Warning: reg '\var_19' is assigned in a continuous assignment at typedef_initial_and_assign.sv:92.9-92.19.
Passed typedef_initial_and_assign.ys
Passed typedef_memory.ys
Passed typedef_memory_2.ys
Passed typedef_struct_port.ys
Passed multirange_array.sv
Passed static_cast_simple.sv
struct_array.sv:22: Warning: Range [3:-4] select out of bounds on signal `\s': Setting 4 LSB bits to undef.
struct_array.sv:23: Warning: Range select [23:16] out of bounds on signal `\s': Setting all 8 result bits to undef.
struct_array.sv:24: Warning: Range [19:12] select out of bounds on signal `\s': Setting 4 MSB bits to undef.
struct_array.sv:45: Warning: Range [3:-4] select out of bounds on signal `\s_s': Setting 4 LSB bits to undef.
struct_array.sv:46: Warning: Range select [23:16] out of bounds on signal `\s_s': Setting all 8 result bits to undef.
struct_array.sv:47: Warning: Range [19:12] select out of bounds on signal `\s_s': Setting 4 MSB bits to undef.
struct_array.sv:15: Warning: Range [-1:-8] select out of bounds on signal `\s': Setting 8 LSB bits to undef.
struct_array.sv:38: Warning: Range [-1:-8] select out of bounds on signal `\s_s': Setting 8 LSB bits to undef.
Passed struct_array.sv
Passed struct_simple.sv
Passed struct_sizebits.sv
Passed typedef_package.sv
Passed typedef_param.sv
Passed typedef_scopes.sv
Passed typedef_simple.sv
Passed typedef_struct.sv
Passed union_simple.sv
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/svtypes'
cd tests/proc && bash run-test.sh
Running bug2619.ys..
Running bug2656.ys..
Warning: wire '\q1' is assigned in a block at <<EOT:8.3-8.11.
Warning: wire '\q2' is assigned in a block at <<EOT:12.3-12.10.
Warning: wire '\q2' is assigned in a block at <<EOT:14.3-14.11.
Running bug2962.ys..
Running bug_1268.ys..
Running clean_undef_case.ys..
Running proc_dff.ys..
Warning: Complex async reset for dff `\q'.
Running proc_rom.ys..
Warning: wire '\d' is assigned in a block at <<EOT:7.10-7.20.
Warning: wire '\d' is assigned in a block at <<EOT:8.10-8.20.
Warning: wire '\d' is assigned in a block at <<EOT:9.10-9.20.
Warning: wire '\d' is assigned in a block at <<EOT:10.10-10.20.
Warning: wire '\d' is assigned in a block at <<EOT:11.10-11.20.
Warning: wire '\d' is assigned in a block at <<EOT:12.10-12.20.
Warning: wire '\d' is assigned in a block at <<EOT:13.10-13.20.
Warning: wire '\d' is assigned in a block at <<EOT:14.10-14.20.
Warning: wire '\d' is assigned in a block at <<EOT:15.10-15.20.
Warning: wire '\d' is assigned in a block at <<EOT:16.10-16.20.
Warning: wire '\d' is assigned in a block at <<EOT:17.10-17.20.
Warning: wire '\d' is assigned in a block at <<EOT:18.10-18.20.
Warning: wire '\d' is assigned in a block at <<EOT:19.10-19.20.
Warning: wire '\d' is assigned in a block at <<EOT:20.10-20.20.
Warning: wire '\d' is assigned in a block at <<EOT:21.10-21.20.
Warning: wire '\d' is assigned in a block at <<EOT:22.10-22.20.
Warning: wire '\d' is assigned in a block at <<EOT:25.3-25.9.
Warning: wire '\d' is assigned in a block at <<EOT:20.13-20.23.
Warning: wire '\d' is assigned in a block at <<EOT:23.3-23.9.
Warning: wire '\d' is assigned in a block at <<EOT:7.7-7.17.
Warning: wire '\d' is assigned in a block at <<EOT:8.7-8.17.
Warning: wire '\d' is assigned in a block at <<EOT:9.7-9.17.
Warning: wire '\d' is assigned in a block at <<EOT:10.7-10.17.
Warning: wire '\d' is assigned in a block at <<EOT:11.7-11.17.
Warning: wire '\d' is assigned in a block at <<EOT:12.7-12.17.
Warning: wire '\d' is assigned in a block at <<EOT:13.7-13.17.
Warning: wire '\d' is assigned in a block at <<EOT:14.7-14.17.
Warning: wire '\d' is assigned in a block at <<EOT:15.7-15.17.
Warning: wire '\d' is assigned in a block at <<EOT:16.7-16.17.
Warning: wire '\d' is assigned in a block at <<EOT:17.8-17.18.
Warning: wire '\d' is assigned in a block at <<EOT:18.8-18.18.
Warning: wire '\d' is assigned in a block at <<EOT:19.8-19.18.
Warning: wire '\d' is assigned in a block at <<EOT:7.9-7.19.
Warning: wire '\d' is assigned in a block at <<EOT:8.9-8.19.
Warning: wire '\d' is assigned in a block at <<EOT:9.9-9.19.
Warning: wire '\d' is assigned in a block at <<EOT:10.9-10.19.
Warning: wire '\d' is assigned in a block at <<EOT:11.9-11.19.
Warning: wire '\d' is assigned in a block at <<EOT:12.9-12.19.
Warning: wire '\d' is assigned in a block at <<EOT:13.9-13.19.
Warning: wire '\d' is assigned in a block at <<EOT:14.9-14.19.
Warning: wire '\d' is assigned in a block at <<EOT:15.9-15.19.
Warning: wire '\d' is assigned in a block at <<EOT:16.9-16.19.
Warning: wire '\d' is assigned in a block at <<EOT:17.9-17.19.
Warning: wire '\d' is assigned in a block at <<EOT:18.9-18.19.
Warning: wire '\d' is assigned in a block at <<EOT:19.9-19.19.
Warning: wire '\d' is assigned in a block at <<EOT:20.9-20.19.
Warning: wire '\d' is assigned in a block at <<EOT:21.9-21.19.
Warning: wire '\d' is assigned in a block at <<EOT:22.9-22.19.
Running rmdead.ys..
cd tests/blif && bash run-test.sh
Running bug2729.ys..
Running bug3374.ys..
ERROR: Syntax error in line 1!
Expected error pattern 'Syntax error in line 1!' found !!!
Running bug3385.ys..
ERROR: Syntax error in line 4: names' input plane must have fewer than 13 signals.
Expected error pattern 'Syntax error in line 4: names' input plane must have fewer than 13 signals.' found !!!
cd tests/opt && bash run-test.sh
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/opt'
Passed bug1525.ys
Passed bug1758.ys
Passed bug1854.ys
Passed bug2010.ys
Passed bug2221.ys
Passed bug2311.ys
Passed bug2318.ys
Passed bug2623.ys
Passed bug2765.ys
Passed bug2766.ys
Passed bug2824.ys
Passed bug2920.ys
Passed bug3047.ys
Passed bug3117.ys
Passed bug3848.ys
Passed bug3867.ys
Passed bug4413.ys
Passed memory_bmux2rom.ys
Passed memory_dff_trans.ys
Passed memory_map_offset.ys
Passed opt_clean_init.ys
Passed opt_clean_mem.ys
Passed opt_dff_arst.ys
Passed opt_dff_clk.ys
Passed opt_dff_const.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:2)
Passed opt_dff_dffmux.ys
<<EOT:19: Warning: Range select [13:12] out of bounds on signal `\Q': Setting all 2 result bits to undef.
<<EOT:20: Warning: Range select [15:14] out of bounds on signal `\Q': Setting all 2 result bits to undef.
Passed opt_dff_en.ys
Passed opt_dff_mux.ys
Passed opt_dff_qd.ys
Passed opt_dff_sr.ys
Passed opt_dff_srst.ys
Passed opt_expr.ys
Passed opt_expr_alu.ys
Passed opt_expr_and.ys
Passed opt_expr_cmp.ys
Warning: wire '\a' is assigned in a block at <<EOT:4.2-4.8.
Warning: wire '\a' is assigned in a block at <<EOT:5.2-5.8.
Warning: wire '\a' is assigned in a block at <<EOT:4.9-4.15.
Warning: wire '\a' is assigned in a block at <<EOT:5.9-5.15.
Passed opt_expr_combined_assign.ys
Passed opt_expr_constconn.ys
Passed opt_expr_consumex.ys
Passed opt_expr_or.ys
Passed opt_expr_xnor.ys
Passed opt_expr_xor.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:41)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:86)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:87)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2153)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2154)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2155)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2156)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2157)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2158)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2925)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2926)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2988)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2989)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:2990)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:3203)
Warning: Yosys has only limited support for tri-state logic at the moment. (/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/ice40/cells_sim.v:3210)
Passed opt_lut.ys
Passed opt_lut_elim.ys
Passed opt_lut_ins.ys
Passed opt_lut_port.ys
Passed opt_mem_feedback.ys
Passed opt_mem_priority.ys
Passed opt_merge_init.ys
Passed opt_merge_keep.ys
Passed opt_reduce_bmux.ys
Passed opt_reduce_demux.ys
Warning: Wire opt_rmdff_test.\Q [22] is used but has no driver.
Passed opt_rmdff.ys
Passed opt_rmdff_sat.ys
Passed opt_share_add_sub.ys
Passed opt_share_bug2334.ys
Passed opt_share_bug2335.ys
Passed opt_share_bug2336.ys
Passed opt_share_bug2538.ys
Passed opt_share_cat.ys
Passed opt_share_cat_multiuser.ys
Passed opt_share_diff_port_widths.ys
Passed opt_share_extend.ys
Passed opt_share_large_pmux_cat.ys
Passed opt_share_large_pmux_cat_multipart.ys
Passed opt_share_large_pmux_multipart.ys
Passed opt_share_large_pmux_part.ys
Passed opt_share_mux_tree.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/opt'
cd tests/aiger && bash run-test.sh "-A /usr/bin/abc"
Checking and_.aag.
Checking and_to_bad_out.aag.
Checking buffer.aag.
Checking cnt1.aag.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Checking cnt1e.aag.
Checking empty.aag.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Warning: The current network has no primary outputs. Some commands may not work correctly.
Checking false.aag.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Checking halfadder.aag.
Checking inverter.aag.
Checking notcnt1.aag.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Checking notcnt1e.aag.
Checking or_.aag.
Checking symbols.aag.
Checking toggle-re.aag.
Checking toggle.aag.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Checking true.aag.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Checking and_.aig.
Checking and_to_bad_out.aig.
Checking buffer.aig.
Checking cnt1.aig.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Checking cnt1e.aig.
Checking empty.aig.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Warning: The current network has no primary outputs. Some commands may not work correctly.
Checking false.aig.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Checking halfadder.aig.
Checking inverter.aig.
Checking notcnt1.aig.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Checking notcnt1e.aig.
Checking or_.aig.
Checking symbols.aig.
Checking toggle-re.aig.
Checking toggle.aig.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Checking true.aig.
Warning: The new network has no primary inputs. It is recommended
to add a dummy PI to make sure all commands work correctly.
Running neg.ys.
cd tests/arch && bash run-test.sh
Running syntax check on arch sim models
Test ../../techlibs/achronix/speedster22i/cells_sim.v -> ok
Test ../../techlibs/anlogic/cells_sim.v -> ok
Test ../../techlibs/coolrunner2/cells_sim.v -> ok
Test ../../techlibs/ecp5/cells_sim.v -> ok
Test ../../techlibs/efinix/cells_sim.v -> ok
Test ../../techlibs/gatemate/cells_sim.v -> ok
Test ../../techlibs/gowin/cells_sim.v -> ok
Test ../../techlibs/greenpak4/cells_sim.v -> ok
Test ../../techlibs/ice40/cells_sim.v -DICE40_HX ->../../techlibs/ice40/cells_sim.v:2231: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2231: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2233: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2233: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2235: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2235: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2237: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2237: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2239: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2239: warning: Choosing typ expression.
 ok
Test ../../techlibs/ice40/cells_sim.v -DICE40_LP ->../../techlibs/ice40/cells_sim.v:2295: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2295: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2297: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2297: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2299: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2299: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2301: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2301: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2303: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2303: warning: Choosing typ expression.
 ok
Test ../../techlibs/ice40/cells_sim.v -DICE40_U ->../../techlibs/ice40/cells_sim.v:2359: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2359: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2361: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2361: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2363: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2363: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2365: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2365: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2367: warning: Choosing typ expression.
../../techlibs/ice40/cells_sim.v:2367: warning: Choosing typ expression.
 ok
Test ../../techlibs/intel/cyclone10lp/cells_sim.v -> ok
Test ../../techlibs/intel/cycloneiv/cells_sim.v -> ok
Test ../../techlibs/intel/cycloneive/cells_sim.v -> ok
Test ../../techlibs/intel/max10/cells_sim.v -> ok
Test ../../techlibs/intel_alm/cyclonev/cells_sim.v -> ok
Test ../../techlibs/microchip/cells_sim.v -> ok
Test ../../techlibs/nanoxplore/cells_sim.v -> ok
Test ../../techlibs/nexus/cells_sim.v -> ok
Test ../../techlibs/quicklogic/common/cells_sim.v -> ok
Test ../../techlibs/quicklogic/pp3/cells_sim.v -> ok
Test ../../techlibs/quicklogic/qlf_k6n10f/cells_sim.v -> ok
Test ../../techlibs/sf2/cells_sim.v -> ok
Test ../../techlibs/xilinx/cells_sim.v -> ok
Test ../../techlibs/common/simcells.v -> ok
Test ../../techlibs/common/simlib.v -> ok
cd tests/arch/ice40 && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/ice40'
Passed add_sub.ys
Passed adffs.ys
Warning: Resizing cell port SSCounter6o.l0.I3 from 32 bits to 1 bits.
Warning: Resizing cell port SSCounter6o.c0.CI from 32 bits to 1 bits.
Warning: Resizing cell port SSCounter6o.lien.I0 from 32 bits to 1 bits.
Warning: Resizing cell port SSCounter6o.lien.I1 from 32 bits to 1 bits.
Passed bug1597.ys
Passed bug1598.ys
Passed bug1626.ys
Passed bug1644.ys
Passed bug2061.ys
Passed counter.ys
Passed dffs.ys
Passed dpram.ys
Passed fsm.ys
Passed ice40_dsp.ys
Passed ice40_opt.ys
Passed ice40_wrapcarry.ys
Passed latches.ys
Passed logic.ys
Passed macc.ys
Passed memories.ys
Passed mul.ys
Passed mux.ys
Warning: wire '\data' is assigned in a block at rom.v:10.5-10.15.
Warning: wire '\data' is assigned in a block at rom.v:11.5-11.15.
Warning: wire '\data' is assigned in a block at rom.v:12.5-12.15.
Warning: wire '\data' is assigned in a block at rom.v:13.6-13.16.
Warning: wire '\data' is assigned in a block at rom.v:14.6-14.16.
Warning: wire '\data' is assigned in a block at rom.v:15.6-15.16.
Warning: wire '\data' is assigned in a block at rom.v:16.11-16.21.
Passed rom.ys
Passed shifter.ys
Warning: wire '\read_data' is assigned in a block at spram.v:19.3-19.25.
Passed spram.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/ice40'
cd tests/arch/xilinx && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/xilinx'
Warning: Whitebox '$paramod\FDRE\INIT=s32'00000000000000000000000000000001' with (* abc9_flop *) contains a $dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox.
Warning: Whitebox 'FDSE' with (* abc9_flop *) contains a $dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox.
Warning: Whitebox '$paramod\FDRE_1\INIT=s32'00000000000000000000000000000001' with (* abc9_flop *) contains a $dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox.
Warning: Whitebox '$paramod\FDSE_1\INIT=s32'00000000000000000000000000000001' with (* abc9_flop *) contains a $dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox.
Passed abc9_dff.ys
Warning: Shift register inference not yet supported for family xc3s.
Passed add_sub.ys
Passed adffs.ys
Warning: Resizing cell port asym_ram_sdp_read_wider.RAM.0.0.DIADI from 64 bits to 16 bits.
Warning: Resizing cell port asym_ram_sdp_read_wider.RAM.0.0.DOADO from 64 bits to 16 bits.
Warning: Resizing cell port asym_ram_sdp_read_wider.RAM.0.0.DOBDO from 64 bits to 16 bits.
Warning: Resizing cell port asym_ram_sdp_read_wider.RAM.0.0.DOPADOP from 8 bits to 2 bits.
Warning: Resizing cell port asym_ram_sdp_read_wider.RAM.0.0.DOPBDOP from 8 bits to 2 bits.
Warning: Resizing cell port asym_ram_sdp_read_wider.RAM.0.0.WEA from 4 bits to 2 bits.
Warning: Resizing cell port asym_ram_sdp_read_wider.RAM.0.0.WEBWE from 1 bits to 4 bits.
Warning: Resizing cell port asym_ram_sdp_write_wider.RAM.0.0.DIADI from 64 bits to 16 bits.
Warning: Resizing cell port asym_ram_sdp_write_wider.RAM.0.0.DOADO from 64 bits to 16 bits.
Warning: Resizing cell port asym_ram_sdp_write_wider.RAM.0.0.DOBDO from 64 bits to 16 bits.
Warning: Resizing cell port asym_ram_sdp_write_wider.RAM.0.0.DOPADOP from 8 bits to 2 bits.
Warning: Resizing cell port asym_ram_sdp_write_wider.RAM.0.0.DOPBDOP from 8 bits to 2 bits.
Warning: Resizing cell port asym_ram_sdp_write_wider.RAM.0.0.WEA from 4 bits to 2 bits.
Warning: Selection "asym_ram_sdp_read_wider" did not match any module.
Passed asym_ram_sdp.ys
Warning: Resizing cell port block_ram.memory.0.0.DIADI from 64 bits to 16 bits.
Warning: Resizing cell port block_ram.memory.0.0.DOADO from 64 bits to 16 bits.
Warning: Resizing cell port block_ram.memory.0.0.DOBDO from 64 bits to 16 bits.
Warning: Resizing cell port block_ram.memory.0.0.DOPADOP from 8 bits to 2 bits.
Warning: Resizing cell port block_ram.memory.0.0.DOPBDOP from 8 bits to 2 bits.
Warning: Resizing cell port block_ram.memory.0.0.WEA from 4 bits to 2 bits.
Warning: Resizing cell port distributed_ram_manual.memory.0.0.DIADI from 64 bits to 16 bits.
Warning: Resizing cell port distributed_ram_manual.memory.0.0.DOADO from 64 bits to 16 bits.
Warning: Resizing cell port distributed_ram_manual.memory.0.0.DOBDO from 64 bits to 16 bits.
Warning: Resizing cell port distributed_ram_manual.memory.0.0.DOPADOP from 8 bits to 2 bits.
Warning: Resizing cell port distributed_ram_manual.memory.0.0.DOPBDOP from 8 bits to 2 bits.
Warning: Resizing cell port distributed_ram_manual.memory.0.0.WEA from 4 bits to 2 bits.
Passed attributes_test.ys
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DIADI from 64 bits to 16 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DOADO from 64 bits to 16 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DOBDO from 64 bits to 16 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DOPADOP from 8 bits to 2 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DOPBDOP from 8 bits to 2 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.WEA from 4 bits to 2 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DIPADIP from 8 bits to 2 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DIPADIP from 8 bits to 4 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DOPADOP from 8 bits to 4 bits.
Warning: Resizing cell port sync_ram_sdp.memory.0.0.DOPBDOP from 8 bits to 4 bits.
Passed blockram.ys
Passed bug1460.ys
Passed bug1462.ys
Passed bug1480.ys
Passed bug1598.ys
Warning: Wire top.\t is used but has no driver.
Warning: Wire top.\in is used but has no driver.
Passed bug1605.ys
Passed bug3670.ys
Passed counter.ys
Passed dffs.ys
Passed dsp_abc9.ys
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/xilinx/brams_xc3sda_map.v:220: Warning: Range [1:0] select out of bounds on signal `\PORT_W_WR_EN': Setting 1 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/xilinx/brams_xc3sda_map.v:221: Warning: Range select [3:2] out of bounds on signal `\PORT_W_WR_EN': Setting all 2 result bits to undef.
Passed dsp_cascade.ys
Passed dsp_fastfir.ys
Passed dsp_simd.ys
Warning: Shift register inference not yet supported for family xc3se.
Passed fsm.ys
Passed latches.ys
Passed logic.ys
Warning: Shift register inference not yet supported for family xc3s.
Passed lutram.ys
Passed macc.ys
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/xilinx/brams_xc3sda_map.v:220: Warning: Range [1:0] select out of bounds on signal `\PORT_W_WR_EN': Setting 1 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/xilinx/brams_xc3sda_map.v:221: Warning: Range select [3:2] out of bounds on signal `\PORT_W_WR_EN': Setting all 2 result bits to undef.
Passed mul.ys
Warning: Replacing memory \M with list of registers. See mul_unsigned.v:25
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/xilinx/brams_xc3sda_map.v:220: Warning: Range [1:0] select out of bounds on signal `\PORT_W_WR_EN': Setting 1 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/xilinx/brams_xc3sda_map.v:221: Warning: Range select [3:2] out of bounds on signal `\PORT_W_WR_EN': Setting all 2 result bits to undef.
Passed mul_unsigned.ys
Passed mux.ys
Warning: Shift register inference not yet supported for family xc3se.
Passed mux_lut4.ys
Passed nosrl.ys
Passed opt_lut_ins.ys
Passed pmgen_xilinx_srl.ys
Warning: Resizing cell port priority_memory.mem.0.0.ADDRARDADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.0.ADDRBWRADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.0.DINADIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.0.DINBDIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.0.DINPADINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.0.DINPBDINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.0.DOUTADOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.0.DOUTBDOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.0.DOUTPADOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.0.DOUTPBDOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.0.WEBWE from 4 bits to 8 bits.
Warning: Resizing cell port priority_memory.mem.0.1.ADDRARDADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.1.ADDRBWRADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.1.DINADIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.1.DINBDIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.1.DINPADINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.1.DINPBDINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.1.DOUTADOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.1.DOUTBDOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.1.DOUTPADOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.1.DOUTPBDOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.1.WEBWE from 4 bits to 8 bits.
Warning: Resizing cell port priority_memory.mem.0.2.ADDRARDADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.2.ADDRBWRADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.2.DINADIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.2.DINBDIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.2.DINPADINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.2.DINPBDINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.2.DOUTADOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.2.DOUTBDOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.2.DOUTPADOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.2.DOUTPBDOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.2.WEBWE from 4 bits to 8 bits.
Warning: Resizing cell port priority_memory.mem.0.3.ADDRARDADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.3.ADDRBWRADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.3.DINADIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.3.DINBDIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.3.DINPADINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.3.DINPBDINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.3.DOUTADOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.3.DOUTBDOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.3.DOUTPADOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.3.DOUTPBDOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.3.WEBWE from 4 bits to 8 bits.
Warning: Resizing cell port priority_memory.mem.0.4.ADDRARDADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.4.ADDRBWRADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.4.DINADIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.4.DINBDIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.4.DINPADINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.4.DINPBDINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.4.DOUTADOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.4.DOUTBDOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.4.DOUTPADOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.4.DOUTPBDOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.4.WEBWE from 4 bits to 8 bits.
Warning: Resizing cell port priority_memory.mem.0.5.ADDRARDADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.5.ADDRBWRADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.5.DINADIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.5.DINBDIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.5.DINPADINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.5.DINPBDINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.5.DOUTADOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.5.DOUTBDOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.5.DOUTPADOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.5.DOUTPBDOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.5.WEBWE from 4 bits to 8 bits.
Warning: Resizing cell port priority_memory.mem.0.6.ADDRARDADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.6.ADDRBWRADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.6.DINADIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.6.DINBDIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.6.DINPADINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.6.DINPBDINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.6.DOUTADOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.6.DOUTBDOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.6.DOUTPADOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.6.DOUTPBDOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.6.WEBWE from 4 bits to 8 bits.
Warning: Resizing cell port priority_memory.mem.0.7.ADDRARDADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.7.ADDRBWRADDR from 16 bits to 15 bits.
Warning: Resizing cell port priority_memory.mem.0.7.DINADIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.7.DINBDIN from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.7.DINPADINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.7.DINPBDINP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.7.DOUTADOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.7.DOUTBDOUT from 64 bits to 32 bits.
Warning: Resizing cell port priority_memory.mem.0.7.DOUTPADOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.7.DOUTPBDOUTP from 8 bits to 4 bits.
Warning: Resizing cell port priority_memory.mem.0.7.WEBWE from 4 bits to 8 bits.
Warning: Resizing cell port priority_memory.mem.0.0.BWE_A from 8 bits to 9 bits.
Warning: Resizing cell port priority_memory.mem.0.0.BWE_B from 8 bits to 9 bits.
Warning: Resizing cell port sp_write_first.mem.0.0.BWE_A from 8 bits to 9 bits.
Warning: Resizing cell port sp_read_first.mem.0.0.BWE_B from 8 bits to 9 bits.
Passed priority_memory.ys
Passed shifter.ys
Passed tribuf.ys
Passed xilinx_dffopt.ys
Passed xilinx_dsp.ys
Passed xilinx_srl.ys
Passed macc.sh
Passed tribuf.sh
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/xilinx'
cd tests/arch/ecp5 && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/ecp5'
Passed add_sub.ys
Passed adffs.ys
Passed bug1459.ys
Passed bug1598.ys
Passed bug1630.ys
Warning: Literal has a width of 16 bit, but value requires 184 bit. (<<EOT:1)
Warning: Literal has a width of 16 bit, but value requires 183 bit. (<<EOT:1)
Warning: Literal has a width of 16 bit, but value requires 182 bit. (<<EOT:1)
Warning: Literal has a width of 16 bit, but value requires 165 bit. (<<EOT:1)
Warning: Literal has a width of 16 bit, but value requires 152 bit. (<<EOT:1)
Warning: Literal has a width of 16 bit, but value requires 126 bit. (<<EOT:1)
Warning: Literal has a width of 16 bit, but value requires 108 bit. (<<EOT:1)
Warning: Literal has a width of 16 bit, but value requires 150 bit. (<<EOT:1)
Warning: Literal has a width of 16 bit, but value requires 164 bit. (<<EOT:1)
Warning: Literal has a width of 16 bit, but value requires 181 bit. (<<EOT:1)
Passed bug1836.ys
Passed bug2409.ys
Warning: Whitebox '$paramod\TRELLIS_FF\REGSET=t24'010100110100010101010100' with (* abc9_flop *) contains a $dff cell with non-zero initial state -- this is not supported for ABC9 sequential synthesis. Treating as a blackbox.
Passed bug2731.ys
Passed counter.ys
Passed dffs.ys
Passed dpram.ys
Passed fsm.ys
Passed latches.ys
Passed latches_abc9.ys
Passed logic.ys
Passed lutram.ys
Passed macc.ys
Passed memories.ys
Passed mul.ys
Passed mux.ys
Passed opt_lut_ins.ys
Warning: wire '\data' is assigned in a block at rom.v:9.5-9.15.
Warning: wire '\data' is assigned in a block at rom.v:10.5-10.15.
Warning: wire '\data' is assigned in a block at rom.v:11.5-11.15.
Warning: wire '\data' is assigned in a block at rom.v:12.6-12.16.
Warning: wire '\data' is assigned in a block at rom.v:13.6-13.16.
Warning: wire '\data' is assigned in a block at rom.v:14.6-14.16.
Warning: wire '\data' is assigned in a block at rom.v:15.11-15.21.
Passed rom.ys
Passed shifter.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/ecp5'
cd tests/arch/machxo2 && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/machxo2'
Passed add_sub.ys
Passed adffs.ys
Passed counter.ys
Passed dffs.ys
Passed fsm.ys
Passed logic.ys
Passed lutram.ys
Passed mux.ys
Passed shifter.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/machxo2'
cd tests/arch/efinix && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/efinix'
Passed add_sub.ys
Passed adffs.ys
Passed counter.ys
Passed dffs.ys
Passed fsm.ys
Passed latches.ys
Passed logic.ys
Passed lutram.ys
Passed mux.ys
Passed shifter.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/efinix'
cd tests/arch/anlogic && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/anlogic'
Passed add_sub.ys
Passed blockram.ys
Passed counter.ys
Passed dffs.ys
Passed fsm.ys
Passed latches.ys
Passed logic.ys
Passed lutram.ys
Passed mux.ys
Passed shifter.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/anlogic'
cd tests/arch/gowin && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/gowin'
Passed add_sub.ys
Passed adffs.ys
Passed compare.ys
Passed counter.ys
Passed dffs.ys
Passed fsm.ys
ERROR: FF myDFFP.$auto$ff.cc:266:slice$814 (type $_DFF_PP1_) cannot be legalized: unsupported initial value and async reset value combination
Expected error pattern 'unsupported initial value and async reset value combination' found !!!
Passed init-error.ys
Passed init.ys
Passed logic.ys
Passed lutram.ys
Passed mux.ys
Passed shifter.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/gowin'
cd tests/arch/intel_alm && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/intel_alm'
Passed add_sub.ys
Passed adffs.ys
Passed blockram.ys
Passed counter.ys
Passed dffs.ys
Passed fsm.ys
Passed logic.ys
Passed lutram.ys
Passed mul.ys
Passed mux.ys
Passed shifter.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/intel_alm'
cd tests/arch/nanoxplore && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/nanoxplore'
Passed add_sub.ys
Passed adffs.ys
Passed dffs.ys
Passed fsm.ys
Passed latches.ys
Passed logic.ys
Passed lutram.ys
Passed meminit.ys
Passed mux.ys
Passed shifter.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/nanoxplore'
cd tests/arch/nexus && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/nexus'
Passed add_sub.ys
Passed adffs.ys
Passed blockram.ys
Passed counter.ys
Passed dffs.ys
Passed fsm.ys
Passed logic.ys
Passed lutram.ys
Passed mul.ys
Passed mux.ys
Passed shifter.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/nexus'
cd tests/arch/quicklogic/pp3 && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/quicklogic/pp3'
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed add_sub.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed adffs.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed counter.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed dffs.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed fsm.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed latches.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed logic.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed mux.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/quicklogic/pp3'
cd tests/arch/quicklogic/qlf_k6n10f && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/quicklogic/qlf_k6n10f'
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed add_sub.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Warning: Wire adff.q has an unprocessed 'init' attribute.
Warning: Wire adffn.q has an unprocessed 'init' attribute.
Warning: Wire dffs.q has an unprocessed 'init' attribute.
Warning: Wire ndffnr.q has an unprocessed 'init' attribute.
Passed adffs.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed counter.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Warning: Wire my_dffe.q has an unprocessed 'init' attribute.
Passed dffs.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed div.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed dsp.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed fsm.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed latches.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed logic.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2663: Warning: Range [35:0] select out of bounds on signal `\PORT_A1_RDATA': Setting 18 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2709: Warning: Range [35:0] select out of bounds on signal `\PORT_B1_RDATA': Setting 18 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2578: Warning: Range [4:1] select out of bounds on signal `\PORT_A1_WR_BE': Setting 3 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2578: Warning: Ignoring assignment to constant bits:
    old assignment: { 3'x \PORT_A1_WR_BE [1] } = 4'0000
    new assignment: \PORT_A1_WR_BE [1] = 1'0.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2579: Warning: Range [3:0] select out of bounds on signal `\PORT_A1_WR_BE': Setting 2 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2579: Warning: Ignoring assignment to constant bits:
    old assignment: { 2'x \PORT_A1_WR_BE } = \PORT_A1_WR_BE_i
    new assignment: \PORT_A1_WR_BE = \PORT_A1_WR_BE_i [1:0].
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2588: Warning: Range [4:1] select out of bounds on signal `\PORT_B1_WR_BE': Setting 3 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2588: Warning: Ignoring assignment to constant bits:
    old assignment: { 3'x \PORT_B1_WR_BE [1] } = 4'0000
    new assignment: \PORT_B1_WR_BE [1] = 1'0.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2589: Warning: Range [3:0] select out of bounds on signal `\PORT_B1_WR_BE': Setting 2 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2589: Warning: Ignoring assignment to constant bits:
    old assignment: { 2'x \PORT_B1_WR_BE } = \PORT_B1_WR_BE_i
    new assignment: \PORT_B1_WR_BE = \PORT_B1_WR_BE_i [1:0].
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2635: Warning: Range [36:17] select out of bounds on signal `\PORT_A1_WDATA': Setting 19 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2635: Warning: Ignoring assignment to constant bits:
    old assignment: { 19'x \PORT_A1_WDATA [17] } = 20'00000000000000000000
    new assignment: \PORT_A1_WDATA [17] = 1'0.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2636: Warning: Range [35:0] select out of bounds on signal `\PORT_A1_WDATA': Setting 18 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2636: Warning: Ignoring assignment to constant bits:
    old assignment: { 18'x \PORT_A1_WDATA } = \PORT_A1_WR_DATA_i
    new assignment: \PORT_A1_WDATA = \PORT_A1_WR_DATA_i [17:0].
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2681: Warning: Range [36:17] select out of bounds on signal `\PORT_B1_WDATA': Setting 19 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2681: Warning: Ignoring assignment to constant bits:
    old assignment: { 19'x \PORT_B1_WDATA [17] } = 20'00000000000000000000
    new assignment: \PORT_B1_WDATA [17] = 1'0.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2682: Warning: Range [35:0] select out of bounds on signal `\PORT_B1_WDATA': Setting 18 MSB bits to undef.
/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/share/quicklogic/qlf_k6n10f/brams_sim.v:2682: Warning: Ignoring assignment to constant bits:
    old assignment: { 18'x \PORT_B1_WDATA } = \PORT_B1_WR_DATA_i
    new assignment: \PORT_B1_WDATA = \PORT_B1_WR_DATA_i [17:0].
Warning: Complex async reset for dff `\Q'.
Warning: Drivers conflicting with a constant 1'0 driver:
    module input PORT_A1_WR_BE_i[1]
    module input PORT_A1_WR_DATA_i[17]
    module input PORT_B1_WR_BE_i[1]
    module input PORT_B1_WR_DATA_i[17]
Passed meminit.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed mux.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Warning: Wire TB.\rq_b [35] is used but has no driver.
Warning: Wire TB.\rq_b [34] is used but has no driver.
Warning: Wire TB.\rq_b [33] is used but has no driver.
Warning: Wire TB.\rq_b [32] is used but has no driver.
Warning: Wire TB.\rq_b [31] is used but has no driver.
Warning: Wire TB.\rq_b [30] is used but has no driver.
Warning: Wire TB.\rq_b [29] is used but has no driver.
Warning: Wire TB.\rq_b [28] is used but has no driver.
Warning: Wire TB.\rq_b [27] is used but has no driver.
Warning: Wire TB.\rq_b [26] is used but has no driver.
Warning: Wire TB.\rq_b [25] is used but has no driver.
Warning: Wire TB.\rq_b [24] is used but has no driver.
Warning: Wire TB.\rq_b [23] is used but has no driver.
Warning: Wire TB.\rq_b [22] is used but has no driver.
Warning: Wire TB.\rq_b [21] is used but has no driver.
Warning: Wire TB.\rq_b [20] is used but has no driver.
Warning: Wire TB.\rq_b [19] is used but has no driver.
Warning: Wire TB.\rq_b [18] is used but has no driver.
Warning: Wire TB.\rq_b [17] is used but has no driver.
Warning: Wire TB.\rq_b [16] is used but has no driver.
Warning: Wire TB.\rq_b [15] is used but has no driver.
Warning: Wire TB.\rq_b [14] is used but has no driver.
Warning: Wire TB.\rq_b [13] is used but has no driver.
Warning: Wire TB.\rq_b [12] is used but has no driver.
Warning: Wire TB.\rq_b [11] is used but has no driver.
Warning: Wire TB.\rq_b [10] is used but has no driver.
Warning: Wire TB.\rq_b [9] is used but has no driver.
Warning: Wire TB.\rq_b [8] is used but has no driver.
Warning: Wire TB.\rq_b [7] is used but has no driver.
Warning: Wire TB.\rq_b [6] is used but has no driver.
Warning: Wire TB.\rq_b [5] is used but has no driver.
Warning: Wire TB.\rq_b [4] is used but has no driver.
Warning: Wire TB.\rq_b [3] is used but has no driver.
Warning: Wire TB.\rq_b [2] is used but has no driver.
Warning: Wire TB.\rq_b [1] is used but has no driver.
Warning: Wire TB.\rq_b [0] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [35] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [34] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [33] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [32] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [31] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [30] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [29] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [28] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [27] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [26] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [25] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [24] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [23] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [22] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [21] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [20] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [19] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [18] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [17] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [16] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [15] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [14] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [13] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [12] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [11] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [10] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [9] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [8] is used but has no driver.
Warning: Wire TB.$auto$wreduce.cc:461:run$18097 [7] is used but has no driver.
Warning: Resizing cell port TB.uut.address_in_w from 11 bits to 10 bits.
Warning: Resizing cell port TB.uut.data_in from 18 bits to 36 bits.
Warning: Resizing cell port TB.uut.address_in_w from 10 bits to 8 bits.
Warning: Resizing cell port TB.uut.data_in from 8 bits to 32 bits.
Warning: Resizing cell port TB.uut.data_out from 18 bits to 36 bits.
Warning: Resizing cell port TB.uut.address_in_r from 11 bits to 10 bits.
Passed t_mem0.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Warning: Resizing cell port TB.uut.data_out from 8 bits to 32 bits.
Warning: Resizing cell port TB.uut.address_in_r from 10 bits to 8 bits.
Warning: Wire TB.\rq_b [7] is used but has no driver.
Warning: Wire TB.\rq_b [6] is used but has no driver.
Warning: Wire TB.\rq_b [5] is used but has no driver.
Warning: Wire TB.\rq_b [4] is used but has no driver.
Warning: Wire TB.\rq_b [3] is used but has no driver.
Warning: Wire TB.\rq_b [2] is used but has no driver.
Warning: Wire TB.\rq_b [1] is used but has no driver.
Warning: Wire TB.\rq_b [0] is used but has no driver.
Passed t_mem1.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed t_mem2.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed t_mem3.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed t_mem4.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed t_mem5.ys
Warning: delay target has not been set via SDC or scratchpad; assuming 12 MHz clock.
Warning: Complex async reset for dff `\Q'.
Passed t_mem6.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/quicklogic/qlf_k6n10f'
cd tests/arch/gatemate && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/gatemate'
Passed add_sub.ys
Passed adffs.ys
Passed counter.ys
Passed dffs.ys
Passed fsm.ys
Passed latches.ys
Passed logic.ys
Passed luttrees.ys
Passed memory.ys
Passed mul.ys
Passed mux.ys
Passed shifter.ys
Passed tribuf.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/gatemate'
cd tests/arch/microchip && bash run-test.sh "-S 314159265359"
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/microchip'
Passed dff.ys
Passed dff_opt.ys
Warning: Resizing cell port pre_post_adder.$mul$<<EOT:8$770.A from 6 bits to 18 bits.
Warning: Resizing cell port mac.$mul$<<EOT:13$1157.A from 5 bits to 18 bits.
Warning: Resizing cell port cas.$mul$<<EOT:11$1550.A from 6 bits to 18 bits.
Warning: Resizing cell port pipeline.$mul$<<EOT:69$2337.A from 6 bits to 18 bits.
Passed dsp.ys
Passed mult.ys
Passed ram_SDP.ys
Passed ram_TDP.ys
Passed reduce.ys
Passed simple_ram.ys
Passed uram_ar.ys
Passed uram_sr.ys
Passed widemux.ys
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/arch/microchip'
cd tests/rpc && bash run-test.sh
Running exec.ys..
cd tests/memfile && bash run-test.sh
Running from the parent directory with content1.dat
Running from the parent directory with temp/content2.dat
Running from the parent directory with memfile/temp/content2.dat
Running from the same directory with content1.dat
Running from the same directory with temp/content2.dat
Running from a child directory with content1.dat
Running from a child directory with temp/content2.dat
Running from a child directory with content2.dat
Checking a failure when zero length filename is provided
memory.v:15: ERROR: Can not open file `` for \$readmemb.
Execution failed, which is OK.
Checking a failure when not existing filename is provided
memory.v:15: ERROR: Can not open file `content3.dat` for \$readmemb.
Execution failed, which is OK.
cd tests/verilog && bash run-test.sh
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/verilog'
<<EOF:0: ERROR: Expression width 1073741824 exceeds implementation limit of 16777216!
Expected error pattern 'Expression width 1073741824 exceeds implementation limit of 16777216!' found !!!
Passed absurd_width.ys
<<EOF:0: ERROR: Expression width 1073741824 exceeds implementation limit of 16777216!
Expected error pattern 'Expression width 1073741824 exceeds implementation limit of 16777216!' found !!!
Passed absurd_width_const.ys
ERROR: Latch inferred for signal `\top.$unnamed_block$1.y' from always_comb process `\top.$proc$<<EOF:0$2'.
Expected error pattern '^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y' from always_comb process' found !!!
Passed always_comb_latch_1.ys
ERROR: Latch inferred for signal `\top.$unnamed_block$1.y' from always_comb process `\top.$proc$<<EOF:0$2'.
Expected error pattern '^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y' from always_comb process' found !!!
Passed always_comb_latch_2.ys
ERROR: Latch inferred for signal `\top.$unnamed_block$1.y' from always_comb process `\top.$proc$<<EOF:0$2'.
Expected error pattern '^Latch inferred for signal `\\top\.\$unnamed_block\$1\.y' from always_comb process' found !!!
Passed always_comb_latch_3.ys
ERROR: Latch inferred for signal `\top.$unnamed_block$3.y' from always_comb process `\top.$proc$<<EOF:0$4'.
Expected error pattern '^Latch inferred for signal `\\top\.\$unnamed_block\$3\.y' from always_comb process' found !!!
Passed always_comb_latch_4.ys
Passed always_comb_nolatch_1.ys
Passed always_comb_nolatch_2.ys
Passed always_comb_nolatch_3.ys
Passed always_comb_nolatch_4.ys
Passed always_comb_nolatch_5.ys
Passed always_comb_nolatch_6.ys
Passed asgn_expr.ys
<<EOF:3: ERROR: Assignments within expressions are only permitted within procedures.
Expected error pattern 'Assignments within expressions are only permitted within procedures.' found !!!
Passed asgn_expr_not_proc_1.ys
<<EOF:3: ERROR: Assignments within expressions are only permitted within procedures.
Expected error pattern 'Assignments within expressions are only permitted within procedures.' found !!!
Passed asgn_expr_not_proc_2.ys
<<EOF:3: ERROR: Assignments within expressions are only permitted within procedures.
Expected error pattern 'Assignments within expressions are only permitted within procedures.' found !!!
Passed asgn_expr_not_proc_3.ys
<<EOF:3: ERROR: Assignments within expressions are only permitted within procedures.
Expected error pattern 'Assignments within expressions are only permitted within procedures.' found !!!
Passed asgn_expr_not_proc_4.ys
<<EOF:3: ERROR: Assignments within expressions are only permitted within procedures.
Expected error pattern 'Assignments within expressions are only permitted within procedures.' found !!!
Passed asgn_expr_not_proc_5.ys
<<EOF:3: ERROR: Assignments within expressions are only supported in SystemVerilog mode.
Expected error pattern 'Assignments within expressions are only supported in SystemVerilog mode.' found !!!
Passed asgn_expr_not_sv_1.ys
<<EOF:3: ERROR: Assignments within expressions are only supported in SystemVerilog mode.
Expected error pattern 'Assignments within expressions are only supported in SystemVerilog mode.' found !!!
Passed asgn_expr_not_sv_2.ys
<<EOF:3: ERROR: Assignments within expressions are only supported in SystemVerilog mode.
Expected error pattern 'Assignments within expressions are only supported in SystemVerilog mode.' found !!!
Passed asgn_expr_not_sv_3.ys
<<EOF:3: ERROR: syntax error, unexpected TOK_ID
Expected error pattern 'syntax error, unexpected TOK_ID' found !!!
Passed asgn_expr_not_sv_4.ys
Passed assign_to_reg.ys
Passed atom_type_signedness.ys
<<EOF:5: ERROR: Begin label missing where end label (incorrect_name) was given.
Expected error pattern 'Begin label missing where end label \(incorrect_name\) was given\.' found !!!
Passed block_end_label_only.ys
<<EOF:5: ERROR: Begin label (correct_name) and end label (incorrect_name) don't match.
Expected error pattern 'Begin label \(correct_name\) and end label \(incorrect_name\) don't match\.' found !!!
Passed block_end_label_wrong.ys
<<EOT:5: ERROR: Begin label (a) and end label (b) don't match.
Expected error pattern 'Begin label \(a\) and end label \(b\) don't match\.' found !!!
Passed block_labels.ys
Passed bug2037.ys
<<EOT:6: ERROR: syntax error, unexpected TOK_ENDTASK, expecting ';'
Expected error pattern 'syntax error, unexpected TOK_ENDTASK, expecting ';'' found !!!
Passed bug2042-sv.ys
<<EOT:5: ERROR: task/function argument direction missing
Expected error pattern 'task/function argument direction missing' found !!!
Passed bug2042.ys
<<EOT:6: ERROR: Failed to detect width for identifier \genblk1.y!
Expected error pattern 'Failed to detect width for identifier \\genblk1\.y!' found !!!
Passed bug2493.ys
Passed bug656.ys
<<EOT:4: ERROR: Cannot add procedural assertion `\x' because a signal with the same name was already created at <<EOT:2.10-2.11!
Expected error pattern 'Cannot add procedural assertion `\\x' because a signal with the same name was already created' found !!!
Passed conflict_assert.ys
<<EOT:5: ERROR: Cannot add cell `\x' because a memory with the same name was already created at <<EOT:4.15-4.16!
Expected error pattern 'Cannot add cell `\\x' because a memory with the same name was already created' found !!!
Passed conflict_cell_memory.ys
<<EOT:0: ERROR: Cannot add interface port `\i' because a signal with the same name was already created at <<EOT:9.10-9.11!
Expected error pattern 'Cannot add interface port `\\i' because a signal with the same name was already created' found !!!
Passed conflict_interface_port.ys
<<EOT:3: ERROR: Cannot add memory `\x' because a signal with the same name was already created at <<EOT:2.15-2.16!
Expected error pattern 'Cannot add memory `\\x' because a signal with the same name was already created' found !!!
Passed conflict_memory_wire.ys
<<EOT:3: Warning: Ignoring assignment to constant bits:
    old assignment: 2 = 1
    new assignment: { } = { }.
<<EOT:4: ERROR: Cannot add pwire `\x' because a signal with the same name was already created at <<EOT:2.10-2.11!
Expected error pattern 'Cannot add pwire `\\x' because a signal with the same name was already created' found !!!
Passed conflict_pwire.ys
<<EOT:3: ERROR: Cannot add signal `\x' because a memory with the same name was already created at <<EOT:2.15-2.16!
Expected error pattern 'Cannot add signal `\\x' because a memory with the same name was already created' found !!!
Passed conflict_wire_memory.ys
Passed const_arst.ys
Warning: Complex async reset for dff `\q'.
Passed const_sr.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:3)
Passed delay_mintypmax.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (<<EOT:3)
Passed delay_risefall.ys
Passed delay_time_scale.ys
Passed doubleslash.ys
<<EOT:4: ERROR: For loop variable declaration is missing initialization!
Expected error pattern 'For loop variable declaration is missing initialization!' found !!!
Passed for_decl_no_init.ys
<<EOT:4: ERROR: For loop inline variable declaration is only supported in SystemVerilog mode!
Expected error pattern 'For loop inline variable declaration is only supported in SystemVerilog mode!' found !!!
Passed for_decl_no_sv.ys
Passed for_decl_shadow.ys
<<EOT:8: ERROR: Incompatible re-declaration of wire \f$func$<<EOT:8$1.inp.
Expected error pattern 'Incompatible re-declaration of wire' found !!!
Passed func_arg_mismatch_1.ys
<<EOT:0: ERROR: Incompatible re-declaration of constant function wire \f$func$<<EOT:8$1.inp.
Expected error pattern 'Incompatible re-declaration of constant function wire' found !!!
Passed func_arg_mismatch_2.ys
<<EOT:8: ERROR: Incompatible re-declaration of wire \f$func$<<EOT:8$1.inp.
Expected error pattern 'Incompatible re-declaration of wire' found !!!
Passed func_arg_mismatch_3.ys
<<EOT:0: ERROR: Incompatible re-declaration of constant function wire \f$func$<<EOT:8$1.inp.
Expected error pattern 'Incompatible re-declaration of constant function wire' found !!!
Passed func_arg_mismatch_4.ys
Passed func_tern_hint.ys
Passed func_typename_ret.ys
Passed func_upto.ys
<<EOF:5: ERROR: Begin label missing where end label (incorrect_name) was given.
Expected error pattern 'Begin label missing where end label \(incorrect_name\) was given\.' found !!!
Passed gen_block_end_label_only.ys
<<EOF:5: ERROR: Begin label (correct_name) and end label (incorrect_name) don't match.
Expected error pattern 'Begin label \(correct_name\) and end label \(incorrect_name\) don't match\.' found !!!
Passed gen_block_end_label_wrong.ys
Passed genblk_case.ys
<<EOT:4: ERROR: Cannot declare module port `\x' within a generate block.
Expected error pattern 'Cannot declare module port `\\x' within a generate block\.' found !!!
Passed genblk_port_decl.ys
<<EOT:2: ERROR: Generate for loop variable declaration is missing initialization!
Expected error pattern 'Generate for loop variable declaration is missing initialization!' found !!!
Passed genfor_decl_no_init.ys
<<EOT:2: ERROR: Generate for loop inline variable declaration is only supported in SystemVerilog mode!
Expected error pattern 'Generate for loop inline variable declaration is only supported in SystemVerilog mode!' found !!!
Passed genfor_decl_no_sv.ys
Passed genvar_loop_decl_1.ys
Passed genvar_loop_decl_2.ys
Warning: reg '\y' is assigned in a continuous assignment at genvar_loop_decl_3.sv:13.12-13.21.
Warning: reg '\y' is assigned in a continuous assignment at genvar_loop_decl_3.sv:27.12-27.21.
Passed genvar_loop_decl_3.ys
<<EOF:0: ERROR: Can't find object for defparam `$1`!
Expected error pattern 'Can't find object for defparam' found !!!
Passed global_parameter.ys
<<EOT:7: ERROR: Identifier `\y' is implicitly declared and `default_nettype is set to none.
Expected error pattern 'Identifier `\\y' is implicitly declared and `default_nettype is set to none' found !!!
Passed hidden_decl.ys
Passed ifdef_nest.ys
ERROR: Unterminated preprocessor conditional!
Expected error pattern 'Unterminated preprocessor conditional!' found !!!
Passed ifdef_unterminated.ys
Passed include_self.ys
Passed int_types.ys
<<EOF:3: ERROR: localparam initialization is missing!
Expected error pattern 'localparam initialization is missing!' found !!!
Passed localparam_no_default_1.ys
<<EOF:2: ERROR: localparam initialization is missing!
Expected error pattern 'localparam initialization is missing!' found !!!
Passed localparam_no_default_2.ys
Passed macro_arg_tromp.ys
ERROR: Expected to find '(' to begin macro arguments for 'MACRO', but instead found ';'
Expected error pattern 'Expected to find '\(' to begin macro arguments for 'MACRO', but instead found ';'' found !!!
Passed macro_unapplied.ys
ERROR: Expected to find '(' to begin macro arguments for 'foo', but instead found '\x0a'
Expected error pattern 'Expected to find '\(' to begin macro arguments for 'foo', but instead found '\\x0a'' found !!!
Passed macro_unapplied_newline.ys
Passed mem_bounds.ys
Passed module_end_label.ys
<<EOF:3: ERROR: Module name (correct_name) and end label (incorrect_name) don't match.
Expected error pattern 'Module name \(correct_name\) and end label \(incorrect_name\) don't match\.' found !!!
Passed net_types.ys
<<EOF:3: ERROR: Package name (correct_name) and end label (incorrect_name) don't match.
Expected error pattern 'Package name \(correct_name\) and end label \(incorrect_name\) don't match\.' found !!!
Passed package_end_label.ys
Passed package_task_func.ys
Passed param_int_types.ys
Passed param_no_default.ys
<<EOF:3: ERROR: Parameter defaults can only be omitted in SystemVerilog mode!
Expected error pattern 'Parameter defaults can only be omitted in SystemVerilog mode!' found !!!
Passed param_no_default_not_svmode.ys
<<EOF:2: ERROR: Parameter `\X' has no default value and has not been overridden!
Expected error pattern 'Parameter `\\X' has no default value and has not been overridden!' found !!!
Passed param_no_default_unbound_1.ys
<<EOF:2: ERROR: Parameter `\X' has no default value and has not been overridden!
Expected error pattern 'Parameter `\\X' has no default value and has not been overridden!' found !!!
Passed param_no_default_unbound_2.ys
<<EOF:2: ERROR: Parameter `\Y' has no default value and has not been overridden!
Expected error pattern 'Parameter `\\Y' has no default value and has not been overridden!' found !!!
Passed param_no_default_unbound_3.ys
<<EOF:2: ERROR: Parameter `\X' has no default value and has not been overridden!
Expected error pattern 'Parameter `\\X' has no default value and has not been overridden!' found !!!
Passed param_no_default_unbound_4.ys
<<EOF:2: ERROR: Parameter `\X' has no default value and has not been overridden!
Expected error pattern 'Parameter `\\X' has no default value and has not been overridden!' found !!!
Passed param_no_default_unbound_5.ys
Passed parameters_across_files.ys
Passed past_signedness.ys
Passed port_int_types.ys
Passed prefix.ys
Warning: Module top contains RTLIL processes with sync rules. Such RTLIL processes can't always be mapped directly to Verilog always blocks. unintended changes in simulation behavior are possible! Use "proc" to convert processes to logic networks and registers.
Passed roundtrip_proc.ys
Passed sign_array_query.ys
Passed size_cast.ys
Passed struct_access.ys
<<EOT:6: ERROR: syntax error, unexpected ';', expecting ATTR_BEGIN or TOK_INCREMENT or TOK_DECREMENT
Expected error pattern 'syntax error, unexpected ';', expecting ATTR_BEGIN or TOK_INCREMENT or TOK_DECREMENT' found !!!
Passed task_attr.ys
Passed typedef_across_files.ys
Passed typedef_const_shadow.ys
Passed typedef_legacy_conflict.ys
Warning: Yosys has only limited support for tri-state logic at the moment. (unbased_unsized.sv:17)
Warning: Yosys has only limited support for tri-state logic at the moment. (unbased_unsized.sv:21)
Warning: Yosys has only limited support for tri-state logic at the moment. (unbased_unsized.sv:25)
Warning: Yosys has only limited support for tri-state logic at the moment. (unbased_unsized.sv:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (unbased_unsized.sv:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (unbased_unsized.sv:38)
Passed unbased_unsized.ys
Warning: Resizing cell port top.pt.inp from 32 bits to 64 bits.
Passed unbased_unsized_shift.ys
Warning: Resizing cell port gate.pt4.out from 64 bits to 40 bits.
Warning: Resizing cell port gate.pt3.out from 64 bits to 40 bits.
Warning: Resizing cell port gate.pt2.out from 64 bits to 40 bits.
Warning: Resizing cell port gate.pt1.out from 64 bits to 40 bits.
Warning: Resizing cell port gold.pt4.out from 64 bits to 40 bits.
Warning: Resizing cell port gold.pt3.out from 64 bits to 40 bits.
Warning: Resizing cell port gold.pt2.out from 64 bits to 40 bits.
Warning: Resizing cell port gold.pt1.out from 64 bits to 40 bits.
Passed unbased_unsized_tern.ys
ERROR: Found `else outside of macro conditional branch!
Expected error pattern 'Found `else outside of macro conditional branch!' found !!!
Passed unmatched_else.ys
ERROR: Found `elsif outside of macro conditional branch!
Expected error pattern 'Found `elsif outside of macro conditional branch!' found !!!
Passed unmatched_elsif.ys
ERROR: Found `endif outside of macro conditional branch!
Expected error pattern 'Found `endif outside of macro conditional branch!' found !!!
Passed unmatched_endif.ys
ERROR: Found `endif outside of macro conditional branch!
Expected error pattern 'Found `endif outside of macro conditional branch!' found !!!
Passed unmatched_endif_2.ys
<<EOT:3: ERROR: Local declaration in unnamed block is only supported in SystemVerilog mode!
Expected error pattern 'Local declaration in unnamed block is only supported in SystemVerilog mode!' found !!!
Passed unnamed_block.ys
Passed unnamed_genblk.ys
Passed unreachable_case_sign.ys
Passed upto.ys
Warning: wire '\b' is assigned in a block at <<EOF:2.38-2.43.
Warning: wire '\b' is assigned in a block at <<EOF:3.42-3.48.
Warning: wire '\b' is assigned in a block at <<EOF:12.29-12.34.
Warning: wire '\b' is assigned in a block at <<EOF:13.33-13.39.
Warning: wire '\b' is assigned in a block at <<EOF:23.9-23.14.
Warning: wire '\b' is assigned in a block at <<EOF:24.9-24.15.
Warning: wire '\b' is assigned in a block at <<EOF:25.9-25.15.
Passed void_func.ys
Warning: wire '\wire_1' is assigned in a block at wire_and_var.sv:21.41-21.51.
Warning: reg '\reg_2' is assigned in a continuous assignment at wire_and_var.sv:22.57-22.66.
Warning: reg '\var_reg_2' is assigned in a continuous assignment at wire_and_var.sv:26.77-26.90.
Warning: wire '\wire_logic_1' is assigned in a block at wire_and_var.sv:30.65-30.81.
Warning: wire '\wire_integer_1' is assigned in a block at wire_and_var.sv:31.73-31.91.
Passed wire_and_var.ys
Passed dynamic_range_lhs.sh
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/verilog'
cd tests/xprop && bash run-test.sh "-S 314159265359"
xprop PRNG seed: 314159265359
make[1]: Entering directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/xprop'
xprop_not_3s_5: ok
xprop_not_3s_5: ok
xprop_pos_3s_5: ok
xprop_pos_3s_5: ok
xprop_neg_3s_5: ok
xprop_neg_3s_5: ok
xprop_and_1u1_1: ok
xprop_and_1u1_1: ok
xprop_and_1s1_2: ok
xprop_and_1s1_2: ok
xprop_and_2u2_2: ok
xprop_and_2u2_2: ok
xprop_or_1u1_1: ok
xprop_or_1u1_1: ok
xprop_or_1s1_2: ok
xprop_or_1s1_2: ok
xprop_or_2u2_2: ok
xprop_or_2u2_2: ok
xprop_xor_1u1_1: ok
xprop_xor_1u1_1: ok
xprop_xor_1s1_2: ok
xprop_xor_1s1_2: ok
xprop_xor_2u2_2: ok
xprop_xor_2u2_2: ok
xprop_xnor_1u1_1: ok
xprop_xnor_1u1_1: ok
xprop_xnor_1s1_2: ok
xprop_xnor_1s1_2: ok
xprop_xnor_2u2_2: ok
xprop_xnor_2u2_2: ok
xprop_add_5u3_3: ok
xprop_add_5u3_3: ok
xprop_add_5s3_3: ok
xprop_add_5s3_3: ok
xprop_sub_5u3_3: ok
xprop_sub_5u3_3: ok
xprop_sub_5s3_3: ok
xprop_sub_5s3_3: ok
xprop_mul_5u3_3: ok
xprop_mul_5u3_3: ok
xprop_mul_5s3_3: ok
xprop_mul_5s3_3: ok
xprop_div_5u3_3: ok
xprop_div_5u3_3: ok
xprop_div_5s3_3: ok
xprop_div_5s3_3: ok
xprop_mod_5u3_3: ok
xprop_mod_5u3_3: ok
xprop_mod_5s3_3: ok
xprop_mod_5s3_3: ok
xprop_divfloor_5u3_3: ok
xprop_divfloor_5u3_3: ok
xprop_divfloor_5s3_3: ok
xprop_divfloor_5s3_3: ok
xprop_modfloor_5u3_3: ok
xprop_modfloor_5u3_3: ok
xprop_modfloor_5s3_3: ok
xprop_modfloor_5s3_3: ok
xprop_lt_5u3_2: ok
xprop_lt_5u3_2: ok
xprop_lt_5s3_2: ok
xprop_lt_5s3_2: ok
xprop_le_5u3_2: ok
xprop_le_5u3_2: ok
xprop_le_5s3_2: ok
xprop_le_5s3_2: ok
xprop_eq_5u3_2: ok
xprop_eq_5u3_2: ok
xprop_eq_5s3_2: ok
xprop_eq_5s3_2: ok
xprop_ne_5u3_2: ok
xprop_ne_5u3_2: ok
xprop_ne_5s3_2: ok
xprop_ne_5s3_2: ok
xprop_eqx_5u3_2: ok
xprop_eqx_5u3_2: ok
xprop_eqx_5s3_2: ok
xprop_eqx_5s3_2: ok
xprop_nex_5u3_2: ok
xprop_nex_5u3_2: ok
xprop_nex_5s3_2: ok
xprop_nex_5s3_2: ok
xprop_ge_5u3_2: ok
xprop_ge_5u3_2: ok
xprop_ge_5s3_2: ok
xprop_ge_5s3_2: ok
xprop_gt_5u3_2: ok
xprop_gt_5u3_2: ok
xprop_gt_5s3_2: ok
xprop_gt_5s3_2: ok
xprop_reduce_and_3u_3: ok
xprop_reduce_and_3u_3: ok
xprop_reduce_and_3s_3: ok
xprop_reduce_and_3s_3: ok
xprop_reduce_or_3u_3: ok
xprop_reduce_or_3u_3: ok
xprop_reduce_or_3s_3: ok
xprop_reduce_or_3s_3: ok
xprop_reduce_xor_3u_3: ok
xprop_reduce_xor_3u_3: ok
xprop_reduce_xor_3s_3: ok
xprop_reduce_xor_3s_3: ok
xprop_reduce_xnor_3u_3: ok
xprop_reduce_xnor_3u_3: ok
xprop_reduce_xnor_3s_3: ok
xprop_reduce_xnor_3s_3: ok
xprop_reduce_bool_1u_1: ok
xprop_reduce_bool_1u_1: ok
xprop_reduce_bool_3u_3: ok
xprop_reduce_bool_3u_3: ok
xprop_reduce_bool_3s_3: ok
xprop_reduce_bool_3s_3: ok
xprop_reduce_bool_3s_1: ok
xprop_reduce_bool_3s_1: ok
xprop_logic_not_1u_1: ok
xprop_logic_not_1u_1: ok
xprop_logic_not_3u_3: ok
xprop_logic_not_3u_3: ok
xprop_logic_not_3s_3: ok
xprop_logic_not_3s_3: ok
xprop_logic_not_3s_1: ok
xprop_logic_not_3s_1: ok
xprop_logic_and_1u1_1: ok
xprop_logic_and_1u1_1: ok
xprop_logic_and_3u3_3: ok
xprop_logic_and_3u3_3: ok
xprop_logic_and_3s3_3: ok
xprop_logic_and_3s3_3: ok
xprop_logic_and_3s3_1: ok
xprop_logic_and_3s3_1: ok
xprop_logic_or_1u1_1: ok
xprop_logic_or_1u1_1: ok
xprop_logic_or_3u3_3: ok
xprop_logic_or_3u3_3: ok
xprop_logic_or_3s3_3: ok
xprop_logic_or_3s3_3: ok
xprop_logic_or_3s3_1: ok
xprop_logic_or_3s3_1: ok
xprop_shl_4u3u_3: ok
xprop_shl_4u3u_3: ok
xprop_shl_4s3u_3: ok
xprop_shl_4s3u_3: ok
xprop_shr_4u3u_3: ok
xprop_shr_4u3u_3: ok
xprop_shr_4s3u_3: ok
xprop_shr_4s3u_3: ok
xprop_sshl_4u3u_3: ok
xprop_sshl_4u3u_3: ok
xprop_sshl_4s3u_3: ok
xprop_sshl_4s3u_3: ok
xprop_sshr_4u3u_3: ok
xprop_sshr_4u3u_3: ok
xprop_sshr_4s3u_3: ok
xprop_sshr_4s3u_3: ok
xprop_shift_4u3u_3: ok
xprop_shift_4u3u_3: ok
xprop_shift_4s3u_3: ok
xprop_shift_4s3u_3: ok
xprop_shift_4u2s_8: ok
xprop_shift_4u2s_8: ok
xprop_shift_4s2s_8: ok
xprop_shift_4s2s_8: ok
xprop_shift_4u3s_3: ok
xprop_shift_4u3s_3: ok
xprop_shift_4s3s_3: ok
xprop_shift_4s3s_3: ok
xprop_shiftx_4u2s_8: ok
xprop_shiftx_4u2s_8: ok
xprop_shiftx_4u3s_3: ok
xprop_shiftx_4u3s_3: ok
xprop_mux_1: ok
xprop_mux_1: ok
xprop_mux_3: ok
xprop_mux_3: ok
xprop_bmux_1_2: ok
xprop_bmux_1_2: ok
xprop_bmux_2_2: ok
xprop_bmux_2_2: ok
xprop_bmux_3_1: ok
xprop_bmux_3_1: ok
xprop_demux_1_2: ok
xprop_demux_1_2: ok
xprop_demux_2_2: ok
xprop_demux_2_2: ok
xprop_demux_3_1: ok
xprop_demux_3_1: ok
xprop_pmux_1_4: ok
xprop_pmux_1_4: ok
xprop_pmux_2_2: ok
xprop_pmux_2_2: ok
xprop_pmux_3_1: ok
xprop_pmux_3_1: ok
xprop_pmux_4_4: ok
xprop_pmux_4_4: ok
xprop_bwmux_1: ok
xprop_bwmux_1: ok
xprop_bwmux_3: ok
xprop_bwmux_3: ok
xprop_bweqx_1: ok
xprop_bweqx_1: ok
xprop_bweqx_3: ok
xprop_bweqx_3: ok
xprop_ff_1: ok
xprop_ff_1: ok
xprop_ff_3: ok
xprop_ff_3: ok
xprop_dff_1pd: ok
xprop_dff_1pd: ok
xprop_dff_1nd: ok
xprop_dff_1nd: ok
xprop_dff_3pd: ok
xprop_dff_3pd: ok
xprop_dff_3nd: ok
xprop_dff_3nd: ok
xprop_dffe_1pnd: ok
xprop_dffe_1pnd: ok
xprop_dffe_1nnd: ok
xprop_dffe_1nnd: ok
xprop_dffe_3pnd: ok
xprop_dffe_3pnd: ok
xprop_dffe_3nnd: ok
xprop_dffe_3nnd: ok
xprop_dffe_1ppd: ok
xprop_dffe_1ppd: ok
xprop_dffe_1npd: ok
xprop_dffe_1npd: ok
xprop_dffe_3ppd: ok
xprop_dffe_3ppd: ok
xprop_dffe_3npd: ok
xprop_dffe_3npd: ok
done
make[1]: Leaving directory '/builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/tests/xprop'
cd tests/fmt && bash run-test.sh
+ ../../yosys -p 'read_verilog initial_display.v'
+ awk '/<<<BEGIN>>>/,/<<<END>>>/ {print $0}'
+ iverilog -o iverilog-initial_display initial_display.v
+ ./iverilog-initial_display
+ diff yosys-initial_display.log iverilog-initial_display.log
+ test_always_display clk -DEVENT_CLK
+ local subtest=clk
+ shift
+ ../../yosys -p 'read_verilog -DEVENT_CLK always_display.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-clk-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DEVENT_CLK always_display.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: always_display.v
Parsing Verilog input from `always_display.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$always_display.v:4$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$always_display.v:4$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-always_display-clk-1.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 0de35d2746, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 41% 2x opt_expr (0 sec), 22% 1x clean (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-always_display-clk-1.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-clk-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-always_display-clk-1.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: yosys-always_display-clk-1.v
Parsing Verilog input from `yosys-always_display-clk-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-always_display-clk-1.v:18$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-always_display-clk-1.v:18$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-always_display-clk-1.v:18$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-always_display-clk-2.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: e35e8bb689, CPU: user 0.01s system 0.01s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 38% 2x opt_expr (0 sec), 21% 1x clean (0 sec), ...
+ diff yosys-always_display-clk-1.v yosys-always_display-clk-2.v
+ test_always_display clk_rst -DEVENT_CLK_RST
+ local subtest=clk_rst
+ shift
+ ../../yosys -p 'read_verilog -DEVENT_CLK_RST always_display.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-clk_rst-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DEVENT_CLK_RST always_display.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: always_display.v
Parsing Verilog input from `always_display.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$always_display.v:7$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$always_display.v:7$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-always_display-clk_rst-1.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: c95608ddf0, CPU: user 0.00s system 0.01s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 41% 2x opt_expr (0 sec), 22% 1x clean (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-always_display-clk_rst-1.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-clk_rst-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-always_display-clk_rst-1.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: yosys-always_display-clk_rst-1.v
Parsing Verilog input from `yosys-always_display-clk_rst-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-always_display-clk_rst-1.v:18$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-always_display-clk_rst-1.v:18$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-always_display-clk_rst-1.v:18$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-always_display-clk_rst-2.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: faf50513c3, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 40% 2x opt_expr (0 sec), 21% 1x clean (0 sec), ...
+ diff yosys-always_display-clk_rst-1.v yosys-always_display-clk_rst-2.v
+ test_always_display star -DEVENT_STAR
+ local subtest=star
+ shift
+ ../../yosys -p 'read_verilog -DEVENT_STAR always_display.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-star-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DEVENT_STAR always_display.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: always_display.v
Parsing Verilog input from `always_display.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$always_display.v:10$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$always_display.v:10$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-always_display-star-1.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 7b2c5274a5, CPU: user 0.01s system 0.01s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 40% 2x opt_expr (0 sec), 21% 1x clean (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-always_display-star-1.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-star-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-always_display-star-1.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: yosys-always_display-star-1.v
Parsing Verilog input from `yosys-always_display-star-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-always_display-star-1.v:18$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-always_display-star-1.v:18$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-always_display-star-1.v:18$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-always_display-star-2.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 8979c5de0b, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 39% 2x opt_expr (0 sec), 21% 1x clean (0 sec), ...
+ diff yosys-always_display-star-1.v yosys-always_display-star-2.v
+ test_always_display clk_en -DEVENT_CLK -DCOND_EN
+ local subtest=clk_en
+ shift
+ ../../yosys -p 'read_verilog -DEVENT_CLK -DCOND_EN always_display.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-clk_en-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DEVENT_CLK -DCOND_EN always_display.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: always_display.v
Parsing Verilog input from `always_display.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$always_display.v:4$1'.
     1/1: $display$always_display.v:15$2_EN
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$always_display.v:4$1'.
Removing empty process `m.$proc$always_display.v:4$1'.
Cleaned up 1 empty switch.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
<suppressed ~1 debug messages>
Removed 0 unused cells and 3 unused wires.
-- Writing to `yosys-always_display-clk_en-1.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 4f8a3b339c, CPU: user 0.02s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 44% 2x opt_expr (0 sec), 19% 1x clean (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-always_display-clk_en-1.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-clk_en-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-always_display-clk_en-1.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: yosys-always_display-clk_en-1.v
Parsing Verilog input from `yosys-always_display-clk_en-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-always_display-clk_en-1.v:18$1'.
     1/1: $write$yosys-always_display-clk_en-1.v:20$2_EN
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-always_display-clk_en-1.v:18$1'.
Removing empty process `m.$proc$yosys-always_display-clk_en-1.v:18$1'.
Cleaned up 1 empty switch.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
<suppressed ~1 debug messages>
Removed 0 unused cells and 3 unused wires.
-- Writing to `yosys-always_display-clk_en-2.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 51e7fa3902, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 43% 2x opt_expr (0 sec), 19% 1x clean (0 sec), ...
+ diff yosys-always_display-clk_en-1.v yosys-always_display-clk_en-2.v
+ test_always_display clk_rst_en -DEVENT_CLK_RST -DCOND_EN
+ local subtest=clk_rst_en
+ shift
+ ../../yosys -p 'read_verilog -DEVENT_CLK_RST -DCOND_EN always_display.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-clk_rst_en-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DEVENT_CLK_RST -DCOND_EN always_display.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: always_display.v
Parsing Verilog input from `always_display.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$always_display.v:7$1'.
     1/1: $display$always_display.v:15$2_EN
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$always_display.v:7$1'.
Removing empty process `m.$proc$always_display.v:7$1'.
Cleaned up 1 empty switch.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
<suppressed ~1 debug messages>
Removed 0 unused cells and 3 unused wires.
-- Writing to `yosys-always_display-clk_rst_en-1.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: f9b4876f33, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 46% 2x opt_expr (0 sec), 20% 1x clean (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-always_display-clk_rst_en-1.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-clk_rst_en-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-always_display-clk_rst_en-1.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: yosys-always_display-clk_rst_en-1.v
Parsing Verilog input from `yosys-always_display-clk_rst_en-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-always_display-clk_rst_en-1.v:18$1'.
     1/1: $write$yosys-always_display-clk_rst_en-1.v:20$2_EN
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-always_display-clk_rst_en-1.v:18$1'.
Removing empty process `m.$proc$yosys-always_display-clk_rst_en-1.v:18$1'.
Cleaned up 1 empty switch.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
<suppressed ~1 debug messages>
Removed 0 unused cells and 3 unused wires.
-- Writing to `yosys-always_display-clk_rst_en-2.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 0c4b4eaa9c, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 45% 2x opt_expr (0 sec), 19% 1x clean (0 sec), ...
+ diff yosys-always_display-clk_rst_en-1.v yosys-always_display-clk_rst_en-2.v
+ test_always_display star_en -DEVENT_STAR -DCOND_EN
+ local subtest=star_en
+ shift
+ ../../yosys -p 'read_verilog -DEVENT_STAR -DCOND_EN always_display.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-star_en-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DEVENT_STAR -DCOND_EN always_display.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: always_display.v
Parsing Verilog input from `always_display.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$always_display.v:10$1'.
     1/1: $display$always_display.v:15$2_EN
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$always_display.v:10$1'.
Removing empty process `m.$proc$always_display.v:10$1'.
Cleaned up 1 empty switch.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
<suppressed ~1 debug messages>
Removed 0 unused cells and 3 unused wires.
-- Writing to `yosys-always_display-star_en-1.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: d6a7335726, CPU: user 0.02s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 47% 2x opt_expr (0 sec), 20% 1x clean (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-always_display-star_en-1.v; proc; opt_expr -mux_bool; clean' -o yosys-always_display-star_en-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-always_display-star_en-1.v; proc; opt_expr -mux_bool; clean' --
1. Executing Verilog-2005 frontend: yosys-always_display-star_en-1.v
Parsing Verilog input from `yosys-always_display-star_en-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-always_display-star_en-1.v:18$1'.
     1/1: $write$yosys-always_display-star_en-1.v:20$2_EN
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-always_display-star_en-1.v:18$1'.
Removing empty process `m.$proc$yosys-always_display-star_en-1.v:18$1'.
Cleaned up 1 empty switch.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
3. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
<suppressed ~1 debug messages>
Removed 0 unused cells and 3 unused wires.
-- Writing to `yosys-always_display-star_en-2.v' using backend `verilog' --
4. Executing Verilog backend.
4.1. Executing BMUXMAP pass.
4.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 18895a2046, CPU: user 0.02s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 45% 2x opt_expr (0 sec), 20% 1x clean (0 sec), ...
+ diff yosys-always_display-star_en-1.v yosys-always_display-star_en-2.v
+ test_roundtrip dec_unsigned -DBASE_DEC -DSIGN=
+ local subtest=dec_unsigned
+ shift
+ ../../yosys -p 'read_verilog -DBASE_DEC -DSIGN= roundtrip.v; proc; clean' -o yosys-roundtrip-dec_unsigned-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DBASE_DEC -DSIGN= roundtrip.v; proc; clean' --
1. Executing Verilog-2005 frontend: roundtrip.v
Parsing Verilog input from `roundtrip.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$roundtrip.v:3$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$roundtrip.v:3$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-dec_unsigned-1.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: bfb187b86d, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 27% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-roundtrip-dec_unsigned-1.v; proc; clean' -o yosys-roundtrip-dec_unsigned-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-roundtrip-dec_unsigned-1.v; proc; clean' --
1. Executing Verilog-2005 frontend: yosys-roundtrip-dec_unsigned-1.v
Parsing Verilog input from `yosys-roundtrip-dec_unsigned-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-roundtrip-dec_unsigned-1.v:12$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-roundtrip-dec_unsigned-1.v:12$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-roundtrip-dec_unsigned-1.v:12$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-dec_unsigned-2.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 4be9539e85, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 27% 1x clean (0 sec), 21% 1x opt_expr (0 sec), ...
+ diff yosys-roundtrip-dec_unsigned-1.v yosys-roundtrip-dec_unsigned-2.v
+ iverilog -DBASE_DEC -DSIGN= -o iverilog-roundtrip-dec_unsigned roundtrip.v roundtrip_tb.v
+ ./iverilog-roundtrip-dec_unsigned
+ iverilog -DBASE_DEC -DSIGN= -o iverilog-roundtrip-dec_unsigned-1 yosys-roundtrip-dec_unsigned-1.v roundtrip_tb.v
+ ./iverilog-roundtrip-dec_unsigned-1
+ iverilog -DBASE_DEC -DSIGN= -o iverilog-roundtrip-dec_unsigned-2 yosys-roundtrip-dec_unsigned-2.v roundtrip_tb.v
+ ./iverilog-roundtrip-dec_unsigned-1
+ diff iverilog-roundtrip-dec_unsigned.log iverilog-roundtrip-dec_unsigned-1.log
+ diff iverilog-roundtrip-dec_unsigned-1.log iverilog-roundtrip-dec_unsigned-2.log
+ test_roundtrip dec_signed -DBASE_DEC -DSIGN=signed
+ local subtest=dec_signed
+ shift
+ ../../yosys -p 'read_verilog -DBASE_DEC -DSIGN=signed roundtrip.v; proc; clean' -o yosys-roundtrip-dec_signed-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DBASE_DEC -DSIGN=signed roundtrip.v; proc; clean' --
1. Executing Verilog-2005 frontend: roundtrip.v
Parsing Verilog input from `roundtrip.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$roundtrip.v:3$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$roundtrip.v:3$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-dec_signed-1.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: bbdfa5ca92, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 28% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-roundtrip-dec_signed-1.v; proc; clean' -o yosys-roundtrip-dec_signed-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-roundtrip-dec_signed-1.v; proc; clean' --
1. Executing Verilog-2005 frontend: yosys-roundtrip-dec_signed-1.v
Parsing Verilog input from `yosys-roundtrip-dec_signed-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-roundtrip-dec_signed-1.v:12$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-roundtrip-dec_signed-1.v:12$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-roundtrip-dec_signed-1.v:12$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-dec_signed-2.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: b233de92a6, CPU: user 0.02s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 24% 1x opt_expr (0 sec), 21% 1x clean (0 sec), ...
+ diff yosys-roundtrip-dec_signed-1.v yosys-roundtrip-dec_signed-2.v
+ iverilog -DBASE_DEC -DSIGN=signed -o iverilog-roundtrip-dec_signed roundtrip.v roundtrip_tb.v
+ ./iverilog-roundtrip-dec_signed
+ iverilog -DBASE_DEC -DSIGN=signed -o iverilog-roundtrip-dec_signed-1 yosys-roundtrip-dec_signed-1.v roundtrip_tb.v
+ ./iverilog-roundtrip-dec_signed-1
+ iverilog -DBASE_DEC -DSIGN=signed -o iverilog-roundtrip-dec_signed-2 yosys-roundtrip-dec_signed-2.v roundtrip_tb.v
+ ./iverilog-roundtrip-dec_signed-1
+ diff iverilog-roundtrip-dec_signed.log iverilog-roundtrip-dec_signed-1.log
+ diff iverilog-roundtrip-dec_signed-1.log iverilog-roundtrip-dec_signed-2.log
+ test_roundtrip hex_unsigned -DBASE_HEX -DSIGN=
+ local subtest=hex_unsigned
+ shift
+ ../../yosys -p 'read_verilog -DBASE_HEX -DSIGN= roundtrip.v; proc; clean' -o yosys-roundtrip-hex_unsigned-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DBASE_HEX -DSIGN= roundtrip.v; proc; clean' --
1. Executing Verilog-2005 frontend: roundtrip.v
Parsing Verilog input from `roundtrip.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$roundtrip.v:3$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$roundtrip.v:3$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-hex_unsigned-1.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 2377f2e106, CPU: user 0.01s system 0.01s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 26% 1x opt_expr (0 sec), 24% 1x clean (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-roundtrip-hex_unsigned-1.v; proc; clean' -o yosys-roundtrip-hex_unsigned-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-roundtrip-hex_unsigned-1.v; proc; clean' --
1. Executing Verilog-2005 frontend: yosys-roundtrip-hex_unsigned-1.v
Parsing Verilog input from `yosys-roundtrip-hex_unsigned-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-roundtrip-hex_unsigned-1.v:12$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-roundtrip-hex_unsigned-1.v:12$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-roundtrip-hex_unsigned-1.v:12$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-hex_unsigned-2.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 06bfea69c8, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 27% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
+ diff yosys-roundtrip-hex_unsigned-1.v yosys-roundtrip-hex_unsigned-2.v
+ iverilog -DBASE_HEX -DSIGN= -o iverilog-roundtrip-hex_unsigned roundtrip.v roundtrip_tb.v
+ ./iverilog-roundtrip-hex_unsigned
+ iverilog -DBASE_HEX -DSIGN= -o iverilog-roundtrip-hex_unsigned-1 yosys-roundtrip-hex_unsigned-1.v roundtrip_tb.v
+ ./iverilog-roundtrip-hex_unsigned-1
+ iverilog -DBASE_HEX -DSIGN= -o iverilog-roundtrip-hex_unsigned-2 yosys-roundtrip-hex_unsigned-2.v roundtrip_tb.v
+ ./iverilog-roundtrip-hex_unsigned-1
+ diff iverilog-roundtrip-hex_unsigned.log iverilog-roundtrip-hex_unsigned-1.log
+ diff iverilog-roundtrip-hex_unsigned-1.log iverilog-roundtrip-hex_unsigned-2.log
+ test_roundtrip hex_signed -DBASE_HEX -DSIGN=signed
+ local subtest=hex_signed
+ shift
+ ../../yosys -p 'read_verilog -DBASE_HEX -DSIGN=signed roundtrip.v; proc; clean' -o yosys-roundtrip-hex_signed-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DBASE_HEX -DSIGN=signed roundtrip.v; proc; clean' --
1. Executing Verilog-2005 frontend: roundtrip.v
Parsing Verilog input from `roundtrip.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$roundtrip.v:3$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$roundtrip.v:3$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-hex_signed-1.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 824c3b1e65, CPU: user 0.01s system 0.01s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 27% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-roundtrip-hex_signed-1.v; proc; clean' -o yosys-roundtrip-hex_signed-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-roundtrip-hex_signed-1.v; proc; clean' --
1. Executing Verilog-2005 frontend: yosys-roundtrip-hex_signed-1.v
Parsing Verilog input from `yosys-roundtrip-hex_signed-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-roundtrip-hex_signed-1.v:12$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-roundtrip-hex_signed-1.v:12$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-roundtrip-hex_signed-1.v:12$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-hex_signed-2.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: f18b3fa15b, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 27% 1x clean (0 sec), 21% 1x opt_expr (0 sec), ...
+ diff yosys-roundtrip-hex_signed-1.v yosys-roundtrip-hex_signed-2.v
+ iverilog -DBASE_HEX -DSIGN=signed -o iverilog-roundtrip-hex_signed roundtrip.v roundtrip_tb.v
+ ./iverilog-roundtrip-hex_signed
+ iverilog -DBASE_HEX -DSIGN=signed -o iverilog-roundtrip-hex_signed-1 yosys-roundtrip-hex_signed-1.v roundtrip_tb.v
+ ./iverilog-roundtrip-hex_signed-1
+ iverilog -DBASE_HEX -DSIGN=signed -o iverilog-roundtrip-hex_signed-2 yosys-roundtrip-hex_signed-2.v roundtrip_tb.v
+ ./iverilog-roundtrip-hex_signed-1
+ diff iverilog-roundtrip-hex_signed.log iverilog-roundtrip-hex_signed-1.log
+ diff iverilog-roundtrip-hex_signed-1.log iverilog-roundtrip-hex_signed-2.log
+ test_roundtrip oct_unsigned -DBASE_HEX -DSIGN=
+ local subtest=oct_unsigned
+ shift
+ ../../yosys -p 'read_verilog -DBASE_HEX -DSIGN= roundtrip.v; proc; clean' -o yosys-roundtrip-oct_unsigned-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DBASE_HEX -DSIGN= roundtrip.v; proc; clean' --
1. Executing Verilog-2005 frontend: roundtrip.v
Parsing Verilog input from `roundtrip.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$roundtrip.v:3$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$roundtrip.v:3$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-oct_unsigned-1.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: b768358a65, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 28% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-roundtrip-oct_unsigned-1.v; proc; clean' -o yosys-roundtrip-oct_unsigned-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-roundtrip-oct_unsigned-1.v; proc; clean' --
1. Executing Verilog-2005 frontend: yosys-roundtrip-oct_unsigned-1.v
Parsing Verilog input from `yosys-roundtrip-oct_unsigned-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-roundtrip-oct_unsigned-1.v:12$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-roundtrip-oct_unsigned-1.v:12$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-roundtrip-oct_unsigned-1.v:12$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-oct_unsigned-2.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 762621cd95, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 28% 1x clean (0 sec), 20% 1x opt_expr (0 sec), ...
+ diff yosys-roundtrip-oct_unsigned-1.v yosys-roundtrip-oct_unsigned-2.v
+ iverilog -DBASE_HEX -DSIGN= -o iverilog-roundtrip-oct_unsigned roundtrip.v roundtrip_tb.v
+ ./iverilog-roundtrip-oct_unsigned
+ iverilog -DBASE_HEX -DSIGN= -o iverilog-roundtrip-oct_unsigned-1 yosys-roundtrip-oct_unsigned-1.v roundtrip_tb.v
+ ./iverilog-roundtrip-oct_unsigned-1
+ iverilog -DBASE_HEX -DSIGN= -o iverilog-roundtrip-oct_unsigned-2 yosys-roundtrip-oct_unsigned-2.v roundtrip_tb.v
+ ./iverilog-roundtrip-oct_unsigned-1
+ diff iverilog-roundtrip-oct_unsigned.log iverilog-roundtrip-oct_unsigned-1.log
+ diff iverilog-roundtrip-oct_unsigned-1.log iverilog-roundtrip-oct_unsigned-2.log
+ test_roundtrip oct_signed -DBASE_HEX -DSIGN=signed
+ local subtest=oct_signed
+ shift
+ ../../yosys -p 'read_verilog -DBASE_HEX -DSIGN=signed roundtrip.v; proc; clean' -o yosys-roundtrip-oct_signed-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DBASE_HEX -DSIGN=signed roundtrip.v; proc; clean' --
1. Executing Verilog-2005 frontend: roundtrip.v
Parsing Verilog input from `roundtrip.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$roundtrip.v:3$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$roundtrip.v:3$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-oct_signed-1.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 7ec82b15e3, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 28% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-roundtrip-oct_signed-1.v; proc; clean' -o yosys-roundtrip-oct_signed-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-roundtrip-oct_signed-1.v; proc; clean' --
1. Executing Verilog-2005 frontend: yosys-roundtrip-oct_signed-1.v
Parsing Verilog input from `yosys-roundtrip-oct_signed-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-roundtrip-oct_signed-1.v:12$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-roundtrip-oct_signed-1.v:12$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-roundtrip-oct_signed-1.v:12$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-oct_signed-2.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: a747b9bd4f, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 27% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
+ diff yosys-roundtrip-oct_signed-1.v yosys-roundtrip-oct_signed-2.v
+ iverilog -DBASE_HEX -DSIGN=signed -o iverilog-roundtrip-oct_signed roundtrip.v roundtrip_tb.v
+ ./iverilog-roundtrip-oct_signed
+ iverilog -DBASE_HEX -DSIGN=signed -o iverilog-roundtrip-oct_signed-1 yosys-roundtrip-oct_signed-1.v roundtrip_tb.v
+ ./iverilog-roundtrip-oct_signed-1
+ iverilog -DBASE_HEX -DSIGN=signed -o iverilog-roundtrip-oct_signed-2 yosys-roundtrip-oct_signed-2.v roundtrip_tb.v
+ ./iverilog-roundtrip-oct_signed-1
+ diff iverilog-roundtrip-oct_signed.log iverilog-roundtrip-oct_signed-1.log
+ diff iverilog-roundtrip-oct_signed-1.log iverilog-roundtrip-oct_signed-2.log
+ test_roundtrip bin_unsigned -DBASE_HEX -DSIGN=
+ local subtest=bin_unsigned
+ shift
+ ../../yosys -p 'read_verilog -DBASE_HEX -DSIGN= roundtrip.v; proc; clean' -o yosys-roundtrip-bin_unsigned-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DBASE_HEX -DSIGN= roundtrip.v; proc; clean' --
1. Executing Verilog-2005 frontend: roundtrip.v
Parsing Verilog input from `roundtrip.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$roundtrip.v:3$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$roundtrip.v:3$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-bin_unsigned-1.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 270b564880, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 29% 1x clean (0 sec), 23% 1x opt_expr (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-roundtrip-bin_unsigned-1.v; proc; clean' -o yosys-roundtrip-bin_unsigned-2.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-roundtrip-bin_unsigned-1.v; proc; clean' --
1. Executing Verilog-2005 frontend: yosys-roundtrip-bin_unsigned-1.v
Parsing Verilog input from `yosys-roundtrip-bin_unsigned-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-roundtrip-bin_unsigned-1.v:12$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-roundtrip-bin_unsigned-1.v:12$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-roundtrip-bin_unsigned-1.v:12$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-bin_unsigned-2.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: dc9f56cb10, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 28% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
+ diff yosys-roundtrip-bin_unsigned-1.v yosys-roundtrip-bin_unsigned-2.v
+ iverilog -DBASE_HEX -DSIGN= -o iverilog-roundtrip-bin_unsigned roundtrip.v roundtrip_tb.v
+ ./iverilog-roundtrip-bin_unsigned
+ iverilog -DBASE_HEX -DSIGN= -o iverilog-roundtrip-bin_unsigned-1 yosys-roundtrip-bin_unsigned-1.v roundtrip_tb.v
+ ./iverilog-roundtrip-bin_unsigned-1
+ iverilog -DBASE_HEX -DSIGN= -o iverilog-roundtrip-bin_unsigned-2 yosys-roundtrip-bin_unsigned-2.v roundtrip_tb.v
+ ./iverilog-roundtrip-bin_unsigned-1
+ diff iverilog-roundtrip-bin_unsigned.log iverilog-roundtrip-bin_unsigned-1.log
+ diff iverilog-roundtrip-bin_unsigned-1.log iverilog-roundtrip-bin_unsigned-2.log
+ test_roundtrip bin_signed -DBASE_HEX -DSIGN=signed
+ local subtest=bin_signed
+ shift
+ ../../yosys -p 'read_verilog -DBASE_HEX -DSIGN=signed roundtrip.v; proc; clean' -o yosys-roundtrip-bin_signed-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog -DBASE_HEX -DSIGN=signed roundtrip.v; proc; clean' --
1. Executing Verilog-2005 frontend: roundtrip.v
Parsing Verilog input from `roundtrip.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$roundtrip.v:3$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$roundtrip.v:3$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-bin_signed-1.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 7709253822, CPU: user 0.01s system 0.01s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 28% 1x clean (0 sec), 24% 1x opt_expr (0 sec), ...
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog yosys-roundtrip-bin_signed-1.v; proc; clean' --
1. Executing Verilog-2005 frontend: yosys-roundtrip-bin_signed-1.v
Parsing Verilog input from `yosys-roundtrip-bin_signed-1.v' to AST representation.
Generating RTLIL representation for module `\m'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\m.$proc$yosys-roundtrip-bin_signed-1.v:12$1'.
Cleaned up 1 empty switch.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\m.$proc$yosys-roundtrip-bin_signed-1.v:12$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `m.$proc$yosys-roundtrip-bin_signed-1.v:12$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module m.
Removed 0 unused cells and 1 unused wires.
-- Writing to `yosys-roundtrip-bin_signed-2.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\m'.
End of script. Logfile hash: 7e2d8271c4, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 28% 1x clean (0 sec), 22% 1x opt_expr (0 sec), ...
+ ../../yosys -p 'read_verilog yosys-roundtrip-bin_signed-1.v; proc; clean' -o yosys-roundtrip-bin_signed-2.v
+ diff yosys-roundtrip-bin_signed-1.v yosys-roundtrip-bin_signed-2.v
+ iverilog -DBASE_HEX -DSIGN=signed -o iverilog-roundtrip-bin_signed roundtrip.v roundtrip_tb.v
+ ./iverilog-roundtrip-bin_signed
+ iverilog -DBASE_HEX -DSIGN=signed -o iverilog-roundtrip-bin_signed-1 yosys-roundtrip-bin_signed-1.v roundtrip_tb.v
+ ./iverilog-roundtrip-bin_signed-1
+ iverilog -DBASE_HEX -DSIGN=signed -o iverilog-roundtrip-bin_signed-2 yosys-roundtrip-bin_signed-2.v roundtrip_tb.v
+ ./iverilog-roundtrip-bin_signed-1
+ diff iverilog-roundtrip-bin_signed.log iverilog-roundtrip-bin_signed-1.log
+ diff iverilog-roundtrip-bin_signed-1.log iverilog-roundtrip-bin_signed-2.log
+ test_cxxrtl always_full
+ local subtest=always_full
+ shift
+ ../../yosys -p 'read_verilog always_full.v; proc; clean; write_cxxrtl -print-output std::cerr yosys-always_full.cc'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog always_full.v; proc; clean; write_cxxrtl -print-output std::cerr yosys-always_full.cc' --
1. Executing Verilog-2005 frontend: always_full.v
Parsing Verilog input from `always_full.v' to AST representation.
Generating RTLIL representation for module `\always_full'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 207 redundant assignments.
Promoted 207 assignments to connections.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\always_full.$proc$always_full.v:3$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `always_full.$proc$always_full.v:3$1'.
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module always_full.
Removed 0 unused cells and 207 unused wires.
3. Executing CXXRTL backend.
3.1. Executing HIERARCHY pass (managing design hierarchy).
3.1.1. Finding top of design hierarchy..
root of   0 design levels: always_full         
Automatically selected always_full as design top module.
3.1.2. Analyzing design hierarchy..
Top module:  \always_full
3.1.3. Analyzing design hierarchy..
Top module:  \always_full
Removed 0 unused modules.
Module always_full directly or indirectly displays text -> setting "keep" attribute.
3.2. Executing FLATTEN pass (flatten design).
3.3. Executing PROC pass (convert processes to netlists).
3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
3.3.4. Executing PROC_INIT pass (extract init attributes).
3.3.5. Executing PROC_ARST pass (detect async resets in processes).
3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module always_full.
<suppressed ~12 debug messages>
End of script. Logfile hash: af8795c7c4, CPU: user 0.02s system 0.01s, MEM: 18.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 30% 2x read_verilog (0 sec), 26% 2x write_cxxrtl (0 sec), ...
+ gcc -std=c++11 -o yosys-always_full -I../../backends/cxxrtl/runtime always_full_tb.cc -lstdc++
+ ./yosys-always_full
+ iverilog -o iverilog-always_full always_full.v always_full_tb.v
+ ./iverilog-always_full
+ grep -v '\$finish called'
+ diff iverilog-always_full.log yosys-always_full.log
+ test_cxxrtl always_comb
+ local subtest=always_comb
+ shift
+ ../../yosys -p 'read_verilog always_comb.v; proc; clean; write_cxxrtl -print-output std::cerr yosys-always_comb.cc'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog always_comb.v; proc; clean; write_cxxrtl -print-output std::cerr yosys-always_comb.cc' --
1. Executing Verilog-2005 frontend: always_comb.v
Parsing Verilog input from `always_comb.v' to AST representation.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\sub'.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.
2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$always_comb.v:3$13'.
  Set init value: \b = 1'0
Found init rule in `\top.$proc$always_comb.v:2$12'.
  Set init value: \a = 1'0
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sub.$proc$always_comb.v:23$15'.
     1/1: $display$always_comb.v:23$19_EN
Creating decoders for process `\top.$proc$always_comb.v:3$13'.
Creating decoders for process `\top.$proc$always_comb.v:2$12'.
Creating decoders for process `\top.$proc$always_comb.v:8$1'.
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\a' using process `\top.$proc$always_comb.v:8$1'.
  created $dff cell `$procdff$22' with positive edge clock.
Creating register for signal `\top.\b' using process `\top.$proc$always_comb.v:8$1'.
  created $dff cell `$procdff$23' with positive edge clock.
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\sub.$proc$always_comb.v:23$15'.
Removing empty process `sub.$proc$always_comb.v:23$15'.
Removing empty process `top.$proc$always_comb.v:3$13'.
Removing empty process `top.$proc$always_comb.v:2$12'.
Removing empty process `top.$proc$always_comb.v:8$1'.
Cleaned up 1 empty switch.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.
Removed 0 unused cells and 7 unused wires.
3. Executing CXXRTL backend.
3.1. Executing HIERARCHY pass (managing design hierarchy).
3.1.1. Finding top of design hierarchy..
root of   0 design levels: sub                 
root of   1 design levels: top                 
Automatically selected top as design top module.
3.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \sub
3.1.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \sub
Removed 0 unused modules.
Module sub directly or indirectly displays text -> setting "keep" attribute.
Module top directly or indirectly displays text -> setting "keep" attribute.
3.2. Executing FLATTEN pass (flatten design).
Deleting now unused module sub.
<suppressed ~1 debug messages>
3.3. Executing PROC pass (convert processes to netlists).
3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
3.3.4. Executing PROC_INIT pass (extract init attributes).
3.3.5. Executing PROC_ARST pass (detect async resets in processes).
3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>
End of script. Logfile hash: a6b3c2e895, CPU: user 0.01s system 0.01s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 31% 2x opt_expr (0 sec), 17% 1x clean (0 sec), ...
+ gcc -std=c++11 -o yosys-always_comb -I../../backends/cxxrtl/runtime always_comb_tb.cc -lstdc++
+ ./yosys-always_comb
+ iverilog -o iverilog-always_comb always_comb.v always_comb_tb.v
+ ./iverilog-always_comb
+ grep -v '\$finish called'
+ diff iverilog-always_comb.log yosys-always_comb.log
+ ../../yosys -p 'read_verilog always_full.v; prep; clean' -o yosys-always_full-1.v
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog always_full.v; prep; clean' --
1. Executing Verilog-2005 frontend: always_full.v
Parsing Verilog input from `always_full.v' to AST representation.
Generating RTLIL representation for module `\always_full'.
Successfully finished Verilog frontend.
2. Executing PREP pass.
2.1. Executing HIERARCHY pass (managing design hierarchy).
Module always_full directly or indirectly displays text -> setting "keep" attribute.
2.2. Executing PROC pass (convert processes to netlists).
2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 207 redundant assignments.
Promoted 207 assignments to connections.
2.2.4. Executing PROC_INIT pass (extract init attributes).
2.2.5. Executing PROC_ARST pass (detect async resets in processes).
2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\always_full.$proc$always_full.v:3$1'.
2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `always_full.$proc$always_full.v:3$1'.
Cleaned up 0 empty switches.
2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module always_full.
2.3. Executing FUTURE pass.
2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module always_full.
2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \always_full..
Removed 0 unused cells and 207 unused wires.
<suppressed ~1 debug messages>
2.6. Executing CHECK pass (checking for obvious problems).
Checking module always_full...
Found and reported 0 problems.
2.7. Executing OPT pass (performing simple optimizations).
2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module always_full.
2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\always_full'.
Removed a total of 0 cells.
2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \always_full..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \always_full.
Performed a total of 0 changes.
2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\always_full'.
Removed a total of 0 cells.
2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \always_full..
2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module always_full.
2.7.8. Finished OPT passes. (There is nothing left to do.)
2.8. Executing WREDUCE pass (reducing word size of cells).
2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \always_full..
2.10. Executing MEMORY_COLLECT pass (generating $mem cells).
2.11. Executing OPT pass (performing simple optimizations).
2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module always_full.
2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\always_full'.
Removed a total of 0 cells.
2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \always_full..
2.11.4. Finished fast OPT passes.
2.12. Printing statistics.
=== always_full ===
   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of ports:                  1
   Number of port bits:              1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                207
     $print                        207
2.13. Executing CHECK pass (checking for obvious problems).
Checking module always_full...
Found and reported 0 problems.
-- Writing to `yosys-always_full-1.v' using backend `verilog' --
3. Executing Verilog backend.
3.1. Executing BMUXMAP pass.
3.2. Executing DEMUXMAP pass.
Dumping module `\always_full'.
End of script. Logfile hash: 52e889d7da, CPU: user 0.07s system 0.00s, MEM: 16.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 19% 3x opt_merge (0 sec), 19% 4x opt_clean (0 sec), ...
+ iverilog -o iverilog-always_full-1 yosys-always_full-1.v always_full_tb.v
+ ./iverilog-always_full-1
+ grep -v '\$finish called'
+ diff iverilog-always_full.log iverilog-always_full-1.log
+ ../../yosys -p 'read_verilog display_lm.v'
+ ../../yosys -p 'read_verilog display_lm.v; write_cxxrtl yosys-display_lm.cc'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog display_lm.v; write_cxxrtl yosys-display_lm.cc' --
1. Executing Verilog-2005 frontend: display_lm.v
Parsing Verilog input from `display_lm.v' to AST representation.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\mid'.
Generating RTLIL representation for module `\bot'.
%l: \bot
%m: \bot
Successfully finished Verilog frontend.
2. Executing CXXRTL backend.
2.1. Executing HIERARCHY pass (managing design hierarchy).
2.1.1. Finding top of design hierarchy..
root of   0 design levels: bot                 
root of   1 design levels: mid                 
root of   2 design levels: top                 
Automatically selected top as design top module.
2.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \mid
Used module:         \bot
2.1.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \mid
Used module:         \bot
Removed 0 unused modules.
Module bot directly or indirectly displays text -> setting "keep" attribute.
Module mid directly or indirectly displays text -> setting "keep" attribute.
Module top directly or indirectly displays text -> setting "keep" attribute.
2.2. Executing FLATTEN pass (flatten design).
Deleting now unused module bot.
Deleting now unused module mid.
<suppressed ~2 debug messages>
2.3. Executing PROC pass (convert processes to netlists).
2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 2 assignments to connections.
2.3.4. Executing PROC_INIT pass (extract init attributes).
2.3.5. Executing PROC_ARST pass (detect async resets in processes).
2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$flatten\mid_uut.\bot_uut.$proc$display_lm.v:0$3'.
Creating decoders for process `\top.$flatten\mid_uut.\bot_uut.$proc$display_lm.v:11$1'.
2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$flatten\mid_uut.\bot_uut.$proc$display_lm.v:0$3'.
Removing empty process `top.$flatten\mid_uut.\bot_uut.$proc$display_lm.v:11$1'.
Cleaned up 0 empty switches.
2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>
End of script. Logfile hash: 15a147f3a6, CPU: user 0.01s system 0.00s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 37% 1x opt_expr (0 sec), 14% 2x read_verilog (0 sec), ...
+ gcc -std=c++11 -o yosys-display_lm_cc -I../../backends/cxxrtl/runtime display_lm_tb.cc -lstdc++
+ ./yosys-display_lm_cc
+ for log in yosys-display_lm.log yosys-display_lm_cc.log
+ grep '^%l: \\bot$' yosys-display_lm.log
%l: \bot
+ grep '^%m: \\bot$' yosys-display_lm.log
%m: \bot
+ for log in yosys-display_lm.log yosys-display_lm_cc.log
+ grep '^%l: \\bot$' yosys-display_lm_cc.log
%l: \bot
%l: \bot
+ grep '^%m: \\bot$' yosys-display_lm_cc.log
%m: \bot
%m: \bot
cd tests/cxxrtl && bash run-test.sh
+ run_subtest value
+ local subtest=value
+ shift
+ gcc -std=c++11 -O2 -o cxxrtl-test-value -I../../backends/cxxrtl/runtime test_value.cc -lstdc++
+ ./cxxrtl-test-value
+ run_subtest value_fuzz
+ local subtest=value_fuzz
+ shift
+ gcc -std=c++11 -O2 -o cxxrtl-test-value_fuzz -I../../backends/cxxrtl/runtime test_value_fuzz.cc -lstdc++
+ ./cxxrtl-test-value_fuzz
Randomized tests for value::shl:
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
Randomized tests for value::shr:
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
Randomized tests for value::sshr:
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
Randomized tests for value::add:
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
Randomized tests for value::sub:
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
Randomized tests for value::ctlz:
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
Randomized tests for value::udivmod (div):
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
Randomized tests for value::udivmod (mod):
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
Randomized tests for value::sdivmod (div):
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
Randomized tests for value::sdivmod (mod):
Test passed @ Bits = 8.
Test passed @ Bits = 32.
Test passed @ Bits = 42.
Test passed @ Bits = 63.
Test passed @ Bits = 64.
+ ../../yosys -p 'read_verilog test_unconnected_output.v; proc; clean; write_cxxrtl cxxrtl-test-unconnected_output.cc'
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
-- Running command `read_verilog test_unconnected_output.v; proc; clean; write_cxxrtl cxxrtl-test-unconnected_output.cc' --
1. Executing Verilog-2005 frontend: test_unconnected_output.v
Parsing Verilog input from `test_unconnected_output.v' to AST representation.
Generating RTLIL representation for module `\blackbox'.
Generating RTLIL representation for module `\unconnected_output'.
test_unconnected_output.v:19: Warning: Identifier `\clock' is implicitly declared.
Successfully finished Verilog frontend.
2. Executing PROC pass (convert processes to netlists).
2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
2.4. Executing PROC_INIT pass (extract init attributes).
2.5. Executing PROC_ARST pass (detect async resets in processes).
2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
2.9. Executing PROC_DFF pass (convert process syncs to FFs).
2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module unconnected_output.
3. Executing CXXRTL backend.
3.1. Executing HIERARCHY pass (managing design hierarchy).
3.1.1. Finding top of design hierarchy..
root of   1 design levels: unconnected_output  
Automatically selected unconnected_output as design top module.
3.1.2. Analyzing design hierarchy..
Top module:  \unconnected_output
3.1.3. Analyzing design hierarchy..
Top module:  \unconnected_output
Removed 0 unused modules.
Warning: Resizing cell port unconnected_output.bb.out1 from 1 bits to 8 bits.
3.2. Executing FLATTEN pass (flatten design).
3.3. Executing PROC pass (convert processes to netlists).
3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.
3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.
3.3.4. Executing PROC_INIT pass (extract init attributes).
3.3.5. Executing PROC_ARST pass (detect async resets in processes).
3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.
3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module unconnected_output.
<suppressed ~20 debug messages>
Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 91df85c4b8, CPU: user 0.01s system 0.01s, MEM: 14.00 MB peak
Yosys 0.47+22 (git sha1 f20f913223c42fce6ecc4382b281cf67952e0a72, g++ 14.2.1 -O2 -flto=auto -ffat-lto-objects -fexceptions -fstack-protector-strong -m64 -mcpu=power8 -mtune=power8 -fasynchronous-unwind-tables -fstack-clash-protection -fPIC -O3)
Time spent: 31% 2x opt_expr (0 sec), 18% 1x clean (0 sec), ...
+ gcc -std=c++11 -c -o cxxrtl-test-unconnected_output -I../../backends/cxxrtl/runtime cxxrtl-test-unconnected_output.cc
  Passed "make test".
+ RPM_EC=0
++ jobs -p
+ exit 0
Processing files: yosys-0.47-1.20241110gitf20f913.fc42.ppc64le
Executing(%doc): /bin/sh -e /var/tmp/rpm-tmp.42IyFS
+ umask 022
+ cd /builddir/build/BUILD/yosys-0.47-build
+ cd yosys-f20f913223c42fce6ecc4382b281cf67952e0a72
+ DOCDIR=/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/doc/yosys
+ export LC_ALL=C.UTF-8
+ LC_ALL=C.UTF-8
+ export DOCDIR
+ /usr/bin/mkdir -p /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/doc/yosys
+ cp -pr /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/README.md /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/doc/yosys
+ RPM_EC=0
++ jobs -p
+ exit 0
Executing(%license): /bin/sh -e /var/tmp/rpm-tmp.kYOHfS
+ umask 022
+ cd /builddir/build/BUILD/yosys-0.47-build
+ cd yosys-f20f913223c42fce6ecc4382b281cf67952e0a72
+ LICENSEDIR=/builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/licenses/yosys
+ export LC_ALL=C.UTF-8
+ LC_ALL=C.UTF-8
+ export LICENSEDIR
+ /usr/bin/mkdir -p /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/licenses/yosys
+ cp -pr /builddir/build/BUILD/yosys-0.47-build/yosys-f20f913223c42fce6ecc4382b281cf67952e0a72/COPYING /builddir/build/BUILD/yosys-0.47-build/BUILDROOT/usr/share/licenses/yosys
+ RPM_EC=0
++ jobs -p
+ exit 0
Provides: yosys = 0.47-1.20241110gitf20f913.fc42 yosys(ppc-64) = 0.47-1.20241110gitf20f913.fc42
Requires(rpmlib): rpmlib(CompressedFileNames) <= 3.0.4-1 rpmlib(FileDigests) <= 4.6.0-1 rpmlib(PayloadFilesHavePrefix) <= 4.0-1
Requires: /usr/bin/python3 libc.so.6()(64bit) libc.so.6(GLIBC_2.17)(64bit) libc.so.6(GLIBC_2.26)(64bit) libc.so.6(GLIBC_2.27)(64bit) libc.so.6(GLIBC_2.32)(64bit) libc.so.6(GLIBC_2.33)(64bit) libc.so.6(GLIBC_2.34)(64bit) libc.so.6(GLIBC_2.38)(64bit) libffi.so.8()(64bit) libffi.so.8(LIBFFI_BASE_8.0)(64bit) libgcc_s.so.1()(64bit) libgcc_s.so.1(GCC_3.0)(64bit) libgcc_s.so.1(GCC_3.3.1)(64bit) libm.so.6()(64bit) libm.so.6(GLIBC_2.17)(64bit) libm.so.6(GLIBC_2.29)(64bit) libm.so.6(GLIBC_2.35)(64bit) libm.so.6(GLIBC_2.38)(64bit) libreadline.so.8()(64bit) libstdc++.so.6()(64bit) libstdc++.so.6(CXXABI_1.3)(64bit) libstdc++.so.6(CXXABI_1.3.15)(64bit) libstdc++.so.6(CXXABI_1.3.5)(64bit) libstdc++.so.6(CXXABI_1.3.9)(64bit) libstdc++.so.6(GLIBCXX_3.4)(64bit) libstdc++.so.6(GLIBCXX_3.4.11)(64bit) libstdc++.so.6(GLIBCXX_3.4.14)(64bit) libstdc++.so.6(GLIBCXX_3.4.15)(64bit) libstdc++.so.6(GLIBCXX_3.4.18)(64bit) libstdc++.so.6(GLIBCXX_3.4.20)(64bit) libstdc++.so.6(GLIBCXX_3.4.21)(64bit) libstdc++.so.6(GLIBCXX_3.4.26)(64bit) libstdc++.so.6(GLIBCXX_3.4.29)(64bit) libstdc++.so.6(GLIBCXX_3.4.30)(64bit) libstdc++.so.6(GLIBCXX_3.4.32)(64bit) libstdc++.so.6(GLIBCXX_3.4.5)(64bit) libstdc++.so.6(GLIBCXX_3.4.9)(64bit) libtcl8.6.so()(64bit) libz.so.1()(64bit) libz.so.1(ZLIB_1.2.0)(64bit) rtld(GNU_HASH)
Processing files: yosys-doc-0.47-1.20241110gitf20f913.fc42.ppc64le
Provides: yosys-doc = 0.47-1.20241110gitf20f913.fc42 yosys-doc(ppc-64) = 0.47-1.20241110gitf20f913.fc42
Requires(rpmlib): rpmlib(CompressedFileNames) <= 3.0.4-1 rpmlib(FileDigests) <= 4.6.0-1 rpmlib(PayloadFilesHavePrefix) <= 4.0-1
Processing files: yosys-share-0.47-1.20241110gitf20f913.fc42.noarch
Provides: yosys-share = 0.47-1.20241110gitf20f913.fc42
Requires(rpmlib): rpmlib(CompressedFileNames) <= 3.0.4-1 rpmlib(FileDigests) <= 4.6.0-1 rpmlib(PayloadFilesHavePrefix) <= 4.0-1
Processing files: yosys-devel-0.47-1.20241110gitf20f913.fc42.ppc64le
Provides: yosys-devel = 0.47-1.20241110gitf20f913.fc42 yosys-devel(ppc-64) = 0.47-1.20241110gitf20f913.fc42
Requires(rpmlib): rpmlib(CompressedFileNames) <= 3.0.4-1 rpmlib(FileDigests) <= 4.6.0-1 rpmlib(PayloadFilesHavePrefix) <= 4.0-1
Requires: /usr/bin/bash
Processing files: yosys-debugsource-0.47-1.20241110gitf20f913.fc42.ppc64le
Provides: yosys-debugsource = 0.47-1.20241110gitf20f913.fc42 yosys-debugsource(ppc-64) = 0.47-1.20241110gitf20f913.fc42
Requires(rpmlib): rpmlib(CompressedFileNames) <= 3.0.4-1 rpmlib(FileDigests) <= 4.6.0-1 rpmlib(PayloadFilesHavePrefix) <= 4.0-1
Processing files: yosys-debuginfo-0.47-1.20241110gitf20f913.fc42.ppc64le
Provides: debuginfo(build-id) = 789b8841bbb0f295550c47150aafcd421124ebc2 debuginfo(build-id) = bea5db7a271540ab1d921ed3fe06ce892adefc90 yosys-debuginfo = 0.47-1.20241110gitf20f913.fc42 yosys-debuginfo(ppc-64) = 0.47-1.20241110gitf20f913.fc42
Requires(rpmlib): rpmlib(CompressedFileNames) <= 3.0.4-1 rpmlib(FileDigests) <= 4.6.0-1 rpmlib(PayloadFilesHavePrefix) <= 4.0-1
Recommends: yosys-debugsource(ppc-64) = 0.47-1.20241110gitf20f913.fc42
Checking for unpackaged file(s): /usr/lib/rpm/check-files /builddir/build/BUILD/yosys-0.47-build/BUILDROOT
Wrote: /builddir/build/RPMS/yosys-devel-0.47-1.20241110gitf20f913.fc42.ppc64le.rpm
Wrote: /builddir/build/RPMS/yosys-doc-0.47-1.20241110gitf20f913.fc42.ppc64le.rpm
Wrote: /builddir/build/RPMS/yosys-share-0.47-1.20241110gitf20f913.fc42.noarch.rpm
Wrote: /builddir/build/RPMS/yosys-debugsource-0.47-1.20241110gitf20f913.fc42.ppc64le.rpm
Wrote: /builddir/build/RPMS/yosys-0.47-1.20241110gitf20f913.fc42.ppc64le.rpm
Wrote: /builddir/build/RPMS/yosys-debuginfo-0.47-1.20241110gitf20f913.fc42.ppc64le.rpm
Child return code was: 0